Boots – shoes – and leggings
Patent
1977-03-17
1979-01-23
Chapnick, Melvin B.
Boots, shoes, and leggings
G06F 738, G06F 916
Patent
active
041363833
ABSTRACT:
A multipurpose speed controllable processor composed of control memories for storing microprograms, register groups for storing instructions as well as data and the internal states of the processor, all of which serve as parts of the micro instructions, and arithmetic logic units which execute the micro instructions from the microprogram. The arithmetic logic units operate in accordance with operand addresses and codes designated in the micro instructions. Switches are provided for transferring the operand addresses of the micro instructions from the control memories to the register groups, for transferring the operands from the register groups to the arithmetic logic units, for transferring to the register groups the results of the operation of the arithmetic logic units, for transferring the operation codes from the control memories to the arithmetic units and for transferring to a control unit special status information of the operation results in the arithmetic logic units. Also provided is a control unit in which the microprograms execution speed is made controllable by writing control information in an execution speed setting register in the controller. Such control information serves to divide the control memories into valid and invalid parts. Also, the valid control memories are divided into an arbitrary number of control memory groups, each group being subdivided into an arbitrary number of control memory subgroups. The number of arithmetic logic units to be assigned to each control memory group is also controlled. Additionally, information designating the execution modes of the micro instructions stored in each control memory group is also included in the control information. The control unit controls the other parts so that micro instructions are simultaneously read out from one of the control memory subgroups of all the control memory groups. The read out micro instructions are simultaneously executed in the arithmetic logic units allocated to the control memory groups, and are equal in number to the arithmetic logic units allocated to the control memory groups. Upon execution of all the read out micro instructions, micro instructions of the next cycle and read out immediately or after a certain condition is fulfilled, depending upon the execution mode set in the control memory groups.
REFERENCES:
patent: 3477063 (1969-11-01), Anderson et al.
patent: 3535694 (1970-10-01), Anacker et al.
patent: 3629853 (1971-12-01), Newton
patent: 3631405 (1971-12-01), Hoff et al.
patent: 3761879 (1973-09-01), Brandsma et al.
patent: 3787673 (1974-01-01), Watson et al.
patent: 3806881 (1974-04-01), Miwa et al.
patent: 3810105 (1974-05-01), England
patent: 3815095 (1974-06-01), Wester
patent: 3875391 (1975-04-01), Shapiro et al.
patent: 3879712 (1975-04-01), Edge et al.
patent: 3964055 (1976-06-01), Carruet et al.
patent: 4025771 (1977-05-01), Lynch, Jr. et al.
Chapnick Melvin B.
Nippon Telegraph and Telephone Public Corporation
LandOfFree
Microprogrammed, multipurpose processor having controllable exec does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprogrammed, multipurpose processor having controllable exec, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprogrammed, multipurpose processor having controllable exec will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2275483