Microprocessor with pipeline synchronization

Details Microprocessor with pipeline synchronization Microprocessor with pipeline synchronization

1998-01-20

2000-04-18

Eng, David Y.

Electrical computers and digital processing systems: processing

Processing architecture

Microprocessor or multichip or multimodule processor having...

G06F 1516

Patent

active

060527714

ABSTRACT:
A system and method for improving microprocessor computer system out of order support via register management with synchronization of multiple pipelines and providing for processing a sequential stream of instructions in a computer system having a first and a second processing element, each of the processing elements having its own state determined by a setting of its own general purpose and control registers. When at any point in the processing of the sequential stream of instructions by the first processing element it becomes beneficial to have the second processing element begin continued processing of the same sequential instruction stream then the first and second processing elements process the sequential stream of instructions and may be executing the very same instruction but only one of said processing elements is permitted to change the overall architectural state of the computer system which is determined by a combination of the states of the first and second processing elements. The second processor will have more pipeline stages than the first in order processor to feed the first processor and reduce the finite cache penalty and increase performance. The processing and storage of results of the second processor does not change the architectural state of the computer system. Results are stored in its gprs or its personal storage buffer. Resynchronization of states with a coprocessor occurs upon an invalid op, a stall or a computed specific benefit to processing with the coprocessor as a speculative coprocessor.

REFERENCES:
patent: 4574349 (1986-03-01), Rechtschaffen
patent: 4901233 (1990-02-01), Liptay
patent: 5577200 (1996-11-01), Abramson et al.
patent: 5752035 (1998-05-01), Trimberger
patent: 5909565 (1999-06-01), Morikawa et al.
patent: 5923892 (1999-07-01), Levy

Affiliated with

Also associated with

Rating

Microprocessor with pipeline synchronization does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor with pipeline synchronization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor with pipeline synchronization will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2345447