Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2007-05-15
2007-05-15
Ellis, Richard L. (Department: 2183)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
10300922
ABSTRACT:
A microprocessor that includes a random number generator (RNG) and an instruction for storing random data bytes generated by the generator. The RNG includes multiple buffers for buffering the random bytes and counters associated with each buffer for keeping a count of the number of bytes in each buffer. The instruction specifies a destination for the bytes to be stored to. In one embodiment, the number of bytes written to memory is variable and is the number of bytes available when the instruction is executed; in another, the instruction specifies the number. If variable, the instruction atomically stores a count specifying the number of valid bytes actually stored. In one embodiment the destination is a location in system memory. The count may be stored to memory with the bytes; or the count may be stored to a user-visible register. An x86 REP prefix may be used.
REFERENCES:
patent: 3706941 (1972-12-01), Cohn
patent: 4063220 (1977-12-01), Metcalfe et al.
patent: 4375620 (1983-03-01), Singer et al.
patent: 4513386 (1985-04-01), Glazer
patent: 4780814 (1988-10-01), Hayek
patent: 5163132 (1992-11-01), DuLac et al.
patent: 5251165 (1993-10-01), James, III
patent: 5257282 (1993-10-01), Adkisson et al.
patent: 5446683 (1995-08-01), Mullen et al.
patent: 5528526 (1996-06-01), Klug et al.
patent: 5532695 (1996-07-01), Park et al.
patent: 5757923 (1998-05-01), Koopman, Jr.
patent: 6160755 (2000-12-01), Norman et al.
patent: 6199156 (2001-03-01), Yoder et al.
patent: 6247082 (2001-06-01), Lo et al.
patent: 6442579 (2002-08-01), Hansson
patent: 6594680 (2003-07-01), Gu et al.
patent: 6643740 (2003-11-01), Auracher
patent: 6816876 (2004-11-01), Jha et al.
patent: 6871206 (2005-03-01), Henry et al.
patent: 6947960 (2005-09-01), Hars
patent: 2001/0056534 (2001-12-01), Roberts
patent: 2002/0124032 (2002-09-01), Karp
patent: 2002/0172359 (2002-11-01), Saarinen
patent: 2003/0131217 (2003-07-01), Henry et al.
patent: 2003/0149863 (2003-08-01), Henry et al.
patent: 2003/0158876 (2003-08-01), Hars
patent: 2004/0019619 (2004-01-01), Buer et al.
patent: 2004/0019798 (2004-01-01), Ishii
patent: 2004/0096060 (2004-05-01), Henry et al.
patent: 2004/0098429 (2004-05-01), Henry et al.
patent: 2004/0103131 (2004-05-01), Henry et al.
patent: 2004/0158591 (2004-08-01), Crispin
patent: 0172405 (1986-02-01), None
patent: 0285310 (1988-10-01), None
patent: 0415862 (1991-03-01), None
patent: 04140828 (1992-05-01), None
patent: 2003108365 (2003-04-01), None
patent: WO 99/14881 (1999-03-01), None
patent: WO 02/01328 (2002-01-01), None
Ts'o, Theodore, file linux/drivers/char/random.c from Linux kernel version 2.0.1, dated May 26, 1996, 28 pages.
Cox, Alan, An Impementation Of Multiprocessor Linux, file linux/Documentation/smp.tex from Linux kernel version 2.0.1, 1995, 6 pages.
Atmel Secure Microcontroller for Smart Cards AT05SC3208R. Data Sheet, pp. 1-2, XP002288710 Section “Peripherals”.
Gammel B M: Hurst's rescaled range statistical analysis for pseudorandom number generator used in physical simulations: Physical review E, vol. 58, No. 2, Aug. 1998 (1998008) pp. 2586-2597, XP002288808 *p. 2589. ;left-hand column, line 4-line 12.
Analog Devices ADSP-2141L Safe Net DSP datasheet, Rev. 0, Analog Device , Inc., 2000. Norwood, MA.
Rukhin AA Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic ApplicationsNIST Special Publication, Gaithersburg, MD, US. No. 800-22. May 15, 2001. XP002276676 ISSN: 1048-776X.
IA-32 Intel Architecture Software Developer's Manual, vol. 2: Instruction Set Reference, 2001 pp. 3-114 to 3-127, 3-670 to 3-671, 3-785 to 3-786.
Benjamin Jun, The Intel Random Number Generator, Cryptography Research, Inc. White Paper Prepared for Intel Corporation, Apr. 22, 1999.
Federal Information Processing Standard Publication, FIPS PUB 140-2, Security Requirements for Cryptographic Modules, May 25, 2001, Gaithersburg, MD.
Intel 82802AB/82802AC Firmware Hub (FWH), Nov. 2000, Document No. 290658-004.
Trichina et al. “Supplemental Cryptographic Hardware for Smart Cards.”IEEE Micro.Nov.-Dec. 2001 pp. 26-35.
Ancona et al. “Parallel VLSI Architectures for Cryptographic Systems.”IEEE. 1997. pp. 176-181.
Henry G. Glenn
Parks Terry
Davis E. Alan
Ellis Richard L.
Huffman James W.
IP-First LLC
LandOfFree
Microprocessor with instruction translator for translating... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor with instruction translator for translating..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor with instruction translator for translating... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3758735