Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Clock or pulse waveform generating
Patent
1992-12-28
1995-08-22
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Clock or pulse waveform generating
327292, 327415, G06F 104, H03K 3013
Patent
active
054444071
ABSTRACT:
A distributed clock generation scheme is provided for a microprocessor that reduces electromagnetic interference and power consumption. Rather than using a single, large internal clock generator circuit that meets the drive requirements of the remaining circuitry upon the microprocessor die, a plurality of smaller clock generator circuits are distributed across the die, each generating clock signals to drive a separate portion of the microprocessor circuitry. Each of the distributed clock generator circuits may be load matched with respect to the others to minimize the skew between clock signals, and each receives a synchronized timing signal provided from a master timing distribution circuit. As a result of the distributed clock generation scheme, the amount of current and the rate at which current is sourced or sunk at a given location on the semiconductor die is reduced, thereby reducing electromagnetic interference and increasing the signal to noise ratio. In addition, the loading upon the distributed clock generators due to the internal routing of the clock signals is decreased, also reducing electromagnetic interference and power consumption.
REFERENCES:
patent: 3921079 (1975-11-01), Heffner et al.
patent: 4021740 (1977-05-01), Horne
patent: 4291242 (1981-09-01), Schriber
patent: 4661721 (1987-04-01), Ishidu
patent: 4810908 (1989-03-01), Suzuki et al.
patent: 4816700 (1989-03-01), Imel
patent: 4847516 (1989-07-01), Fujita et al.
patent: 4851717 (1989-07-01), Yabe
patent: 4866310 (1989-09-01), Ando et al.
patent: 4922136 (1990-05-01), Ueda
patent: 4929854 (1990-05-01), Iino et al.
patent: 4965471 (1990-10-01), Gaboury
patent: 4970405 (1990-11-01), Hagiwara
patent: 5001731 (1991-03-01), Atwell, Jr. et al.
patent: 5013942 (1991-05-01), Nishimura et al.
patent: 5029279 (1991-07-01), Sasaki et al.
patent: 5045725 (1991-09-01), Sasaki et al.
patent: 5058132 (1991-10-01), Li
patent: 5073730 (1991-12-01), Hoffman
patent: 5077676 (1991-12-01), Johnson et al.
patent: 5079440 (1992-01-01), Roberts et al.
patent: 5120989 (1992-06-01), Johnson et al.
patent: 5122679 (1992-06-01), Ishii et al.
patent: 5133064 (1992-07-01), Hotta et al.
patent: 5140184 (1992-08-01), Hamamoto et al.
patent: 5153450 (1992-10-01), Ruetz
Wagner, "Clock System Design", I.E.E.E. Design & Test of Computers, (Oct. 1988), vol. 5, No. 5, pp. 9-27.
Ganapathy Gopi
Horne Stephen C.
Advanced Micro Devices , Inc.
Callahan Timothy P.
Tran Toan
LandOfFree
Microprocessor with distributed clock generators does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor with distributed clock generators, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor with distributed clock generators will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2144746