Microprocessor with an instruction for multiply and left shift w

Details Microprocessor with an instruction for multiply and left shift w Microprocessor with an instruction for multiply and left shift w

1998-01-23

2000-06-20

Malzahn, David H.

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

G06F 752

Patent

active

060789409

ABSTRACT:
A microprocessor 1 has an instruction fetch/decode unit 10a-c, a plurality of execution units, including an arithmetic and load/store unit D1, a multiplier M1, an ALU/shifter unit S1, an arithmetic logic unit ("ALU") L1, a shared multiport register file 20a from which data are read and to which data are written, and a memory 22. Execution unit M1 has circuitry for multiplying two operands, shifting the resulting product and saturating the product if an overflow is detected in two execution phase of an instruction execution pipeline.

REFERENCES:
patent: 5539685 (1996-07-01), Otaguro
patent: 5847978 (1998-12-01), Ogura et al.
patent: 5915109 (1999-06-01), Nakakimura et al.
patent: 5917740 (1999-06-01), Volkonsky

Affiliated with

Also associated with

Rating

Microprocessor with an instruction for multiply and left shift w does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor with an instruction for multiply and left shift w, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor with an instruction for multiply and left shift w will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1863456