Microprocessor with an architecture mode control capable of supp

Details Microprocessor with an architecture mode control capable of supp Microprocessor with an architecture mode control capable of supp

1997-06-10

1998-12-29

Lall, Parshotam S.

395417, G06F 922, G06F 9455

Patent

active

058549137

ABSTRACT:
A microprocessor which supports two distinct instruction-set architectures. The microprocessor includes a mode control unit which enables extensions and/or limitations to each of the two architectures and controls the architectural context under which the microprocessor operates. The control unit controls memory management unit (MMU) hardware that is designed to allow address translation to take place under the control of a mode bit so that the translation mechanism can be switched from one architecture to another. A single MMU translates addresses of the two distinct architectures under control of the mode bit which is also used to simultaneously inform instruction decode which architecture is being used so that instructions are properly decoded. The MMU is also capable of mapping the address translation of one architecture onto that of the other so that software written for both architectures may be multi-tasked under the control of a single operating system.

REFERENCES:
patent: 4077058 (1978-02-01), Appell et al.
patent: 4084235 (1978-04-01), Hirtle et al.
patent: 4285040 (1981-08-01), Carlson et al.
patent: 4456954 (1984-06-01), Bullions, III et al.
patent: 4727480 (1988-02-01), Albright et al.
patent: 4739472 (1988-04-01), Hayashi
patent: 4774652 (1988-09-01), Dhuey et al.
patent: 4782443 (1988-11-01), Matsumoto
patent: 4799187 (1989-01-01), Einarson et al.
patent: 4835734 (1989-05-01), Kodaira et al.
patent: 4839797 (1989-06-01), Katori et al.
patent: 4868740 (1989-09-01), Kagimasa et al.
patent: 4992934 (1991-02-01), Portanova et al.
patent: 5025366 (1991-06-01), Baror
patent: 5091846 (1992-02-01), Sachs et al.
patent: 5255379 (1993-10-01), Melo
patent: 5307504 (1994-04-01), Robinson et al.
patent: 5335331 (1994-08-01), Murao et al.
patent: 5339422 (1994-08-01), Brender et al.
patent: 5394558 (1995-02-01), Arakawa et al.
patent: 5430862 (1995-07-01), Smith et al.
patent: 5438672 (1995-08-01), Dey
patent: 5481684 (1996-01-01), Richter et al.
patent: 5546552 (1996-08-01), Coon et al.
1991. 10-12, 1984.
H.L. Kurtz. "Extending the Addressing Capabilities of the IBM Series/1 to 32 Bits" IBM Technical Disclosure Bulletin vol. 29, No. 4, Sep. 1986.
G.G. Gruse. "Sixteen to Thirty-Two Bit Operating System Capability Method for Personal Computers" IBM Technical Disclosure Bulletin vol. 34 No. 4B Sep. 1991.

Affiliated with

Also associated with

Rating

Microprocessor with an architecture mode control capable of supp does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor with an architecture mode control capable of supp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor with an architecture mode control capable of supp will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1429945