Patent
1995-04-26
1997-05-27
Lee, Thomas C.
395880, 395881, G06F 1328
Patent
active
056341393
ABSTRACT:
A data processing system comprises a microprocessor having a burst mode transfer function, a memory receiving an address supplied from said microprocessor to output data designated by the received address, an address decoder receiving and decoding said address supplied from said microprocessor, and a memory control circuit receiving an output of said address decoder and control signals from said microprocessor, for controlling said memory. The system is configured to generate a burst mode transfer period designating signal indicating a period of a burst mode transfer, so that a synchronous burst mode transfer is performed in accordance with the period of the burst mode transfer designated by said burst mode transfer period designating signal, so as to cause said microcomputer to fetch data transferred from said memory by the synchronous burst mode transfer.
REFERENCES:
patent: 4860198 (1989-08-01), Takenaka
patent: 5014188 (1991-05-01), Kawamura
patent: 5291580 (1994-03-01), Bowden, III et al.
patent: 5467461 (1995-11-01), Nasu et al.
IBM Technical Disclosure Bulletin, "Method to Generate An Automatic Wait-State During Direct Memory Access", vol. 29., No. 2 (1986) pp. 875-878.
Lee Thomas C.
Nahm San You
NEC Corporation
LandOfFree
Microprocessor using feedback memory address to internally gener does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor using feedback memory address to internally gener, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor using feedback memory address to internally gener will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2337674