Boots – shoes – and leggings
Patent
1991-03-14
1994-03-01
Ray, Gopal C.
Boots, shoes, and leggings
3642808, 3642632, 3642412, 3642446, 3642624, 3642629, 364DIG1, G06F 946
Patent
active
052916030
ABSTRACT:
A microprocessor used in solid state products has multiple interrupts and a single read only memory (ROM) masked for two or more product programs. The logic state of an input pin is set to select the appropriate program. If there is an error in one program or it becomes obsolete, the microprocessor does not have to be scrapped, but can be used to execute the other (another) product program. Separate interrupt selection routines for each interrupt, addressed from a common interrupt vector table, direct program execution to an interrupt branch table for the product indicated by the input pin. The product branch table contains addresses for the interrupt service routines for the selected product. The product programs are first separately linked with the interrupt branch table for the corresponding product. The common interrupt vector table and the interrupt selection routines are then linked with one product program and its interrupt branch table, before final linkage of all software components to avoid conflicts should a program be changed.
REFERENCES:
patent: 3675214 (1972-07-01), Ellis et al.
patent: 3800287 (1974-03-01), Albright
patent: 3875564 (1975-04-01), Thuruoka et al.
patent: 4152761 (1979-05-01), Louie
patent: 4217638 (1980-08-01), Namimoto et al.
patent: 4218739 (1980-08-01), Negi et al.
patent: 4247894 (1981-01-01), Beismann et al.
patent: 4355360 (1982-10-01), Asano et al.
patent: 4523277 (1985-06-01), Schnathorst
patent: 4628449 (1986-12-01), Zardiackas
patent: 4638452 (1987-01-01), Schultz et al.
patent: 4683549 (1987-07-01), Takaki
patent: 4779187 (1988-10-01), Letwin
patent: 4839795 (1989-06-01), Iwaksaki
patent: 4969090 (1990-11-01), Monson et al.
patent: 5027273 (1991-06-01), Letwin
Morse Charles A.
Prather Edward C.
Moran M. J.
Ray Gopal C.
Westinghouse Electric Corp.
LandOfFree
Microprocessor system with multiple interrupts masked for use in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor system with multiple interrupts masked for use in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor system with multiple interrupts masked for use in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-585671