Microprocessor system which efficiently shares register data bet

Details Microprocessor system which efficiently shares register data bet Microprocessor system which efficiently shares register data bet

1996-03-29

1999-06-01

Lall, Parshotam S.

39520038, 39520043, 39580033, 39580034, 395733, 395739, G06F 1516

Patent

active

059095652

ABSTRACT:
An information processing device, including a main processor and a coprocessor for processing data according to instructions stored in memory, which is composed of an instruction bus for transmitting instructions from memory to the main processor and coprocessor; a first bus used for transmitting data from the main processor to the coprocessor; a second bus used for transmitting data from the coprocessor to the main processor; instruction detecting means for detecting coprocessor calculation instructions out of the instructions received from memory; operand identifying means for identifying source registers and destination registers specified by operands in a detected instruction; data supplying means for supplying data from the identified source registers to the coprocessor via the first bus; data storing means for storing coprocessor calculation results in the identified destination registers; coprocessor instruction detecting means for detecting coprocessor calculation instructions out of all of the instructions received from the memory; and coprocessor instruction executing means for executing the coprocessor calculation instructions detected by the coprocessor instruction detecting means using data supplied by the first bus and for supplying the calculation result on the second bus.

REFERENCES:
patent: 4547849 (1985-10-01), Louie et al.
patent: 4758950 (1988-07-01), Cruess et al.
patent: 4942519 (1990-07-01), Nakayama
patent: 4949241 (1990-08-01), Iwasaki et al.
patent: 4979102 (1990-12-01), Tokuume
patent: 5119499 (1992-06-01), Tonomura et al.
patent: 5655131 (1997-08-01), Davies
"Coprocessors Speed Floating Point Calculations", by M. Gavrielov et al., 8167 Computer Design, vol. 22(1983) Oct., No. 11.
"Design and Performance of the IBM Enterprise System/9000 Type 9121 Vector Facility", by T.J. Siegel et al., IBM Journal of Research & Development, 35(1991)May, No. 3.
The T800: A 32 Bit, 10 MIP Transputer with on Chip Floating Point Hardware, by S. Roe, 8079 Electro/87 and Mini/Micro Northeast 12 (1987) Conference Record, Los Angeles, CA.
"A Fast Floating Point Unit in the i960 General-Purpose Embedded Processor Family," by A. Bajwa et al., 8080 Wescon Conference Record, 34(1990)Nov., North Hollywood, CA.

Affiliated with

Also associated with

Rating

Microprocessor system which efficiently shares register data bet does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor system which efficiently shares register data bet, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor system which efficiently shares register data bet will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-961397