Patent
1991-12-31
1994-09-06
Robertson, David L.
G06F 1300
Patent
active
053455762
ABSTRACT:
A data processing system which includes a microprocessor fabricated on an integrated circuit chip, a main memory external to the integrated circuit chip, and a backside cache external to the integrated circuit chip. The backside cache includes a directory RAM for storing cache address tag and encoded cache state bits. A first bus connects the microprocessor to the cache, the first bus including backside bus cache directory tags signals comprised of address bits used for a cache hit comparison in the directory RAM and backside bus cache directory state bits for determining a state encoding of a set in the directory RAM. A second bus connects the microprocessor to the main memory. The directory includes means for comparing the cache directory tags on the first bus with the tags stored in the directory and for asserting a Bmiss signal upon the condition that the directory tag stored in the backside bus cache directory do not match the backside bus cache directory tags signals. The microprocessor responds to the Bmiss signal by issuing the access onto the second bus in the event of a cache miss.
REFERENCES:
patent: 4190885 (1980-02-01), Joyce et al.
patent: 4464717 (1984-08-01), Keeley et al.
patent: 4667288 (1987-05-01), Keeley et al.
Lee Phillip G.
Riggs Eileen
Singh Gurbir
Steck Randy
Intel Corporation
Lamb Owen L.
Robertson David L.
LandOfFree
Microprocessor simultaneously issues an access to an external ca does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor simultaneously issues an access to an external ca, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor simultaneously issues an access to an external ca will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1335705