Microprocessor power control in a multiprocessor computer system

Details Microprocessor power control in a multiprocessor computer system Microprocessor power control in a multiprocessor computer system

1995-04-12

1998-04-07

Harrity, John E.

Boots, shoes, and leggings

3642731, 364DIG1, G06F 132

Patent

active

057376158

ABSTRACT:
A power down control mechanism for multiprocessor computer systems. A power down register is maintained for providing a power down control signal to the multiple processing units in the multiprocessing system. Individual processing units can be selectively onlined or offlined as needed. In addition, during system initialization, the power down mechanism of the present invention can be used for onlining additional processors and also used for preventing faulty processors from attempting to become the system's boot system processor.

REFERENCES:
patent: 4679191 (1987-07-01), Nelson et al.
patent: 4980836 (1990-12-01), Carter et al.
patent: 5511205 (1996-04-01), Kannan et al.
patent: 5521854 (1996-05-01), Kadowaki et al.
patent: 5568649 (1996-10-01), MacDonald et al.
patent: 5613126 (1997-03-01), Schmidt
patent: 5638542 (1997-06-01), Nikjou
patent: 5675772 (1997-10-01), Liu et al.

Affiliated with

Also associated with

Rating

Microprocessor power control in a multiprocessor computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor power control in a multiprocessor computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor power control in a multiprocessor computer system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-26918