Boots – shoes – and leggings
Patent
1995-04-21
1996-07-23
Lee, Thomas C.
Boots, shoes, and leggings
3642285, 364230, 3642318, 3642383, 3649269, 36492798, 36494834, 395740, 395775, 395800, 395825, G06F 1300, G06F 1314
Patent
active
055398901
ABSTRACT:
A processor interface chip and a maintenance diagnostic chip are provided coupled with two microprocessors designed to be run in tandem. The processor interface chip includes logic for interfacing between the microprocessors and a main memory, logic for pipelining multiple microprocessor requests between the microprocessors and main memory, logic for prefetching data before a microprocessor issues a read request, logic for allowing a boot to occur from code anywhere in physical memory without regard to the microprocessors' fixed memory location for boot code, and logic for intelligently limiting the flow of interrupt information over a processor bus between the microprocessors and the processor interface chip. The maintenance diagnostic chip includes logic to halt either of the microprocessors if an error is detected, and read out the state of the microprocessors and a secondary cache attached to the microprocessors, before the state of the microprocessors at the time of the fault changes to a different state which might hide evidence of the cause of the fault.
REFERENCES:
patent: 4219881 (1980-08-01), Wilske
patent: 4291370 (1981-09-01), Charles
patent: 4347567 (1982-08-01), DeTar, Jr. et al.
patent: 4426681 (1984-01-01), Bacot et al.
patent: 4528629 (1985-07-01), Breitling
patent: 4642758 (1987-02-01), Teng
patent: 4688188 (1987-08-01), Washington
patent: 4757445 (1988-07-01), Zolnowsky et al.
patent: 4761732 (1988-08-01), Eldumiati et al.
patent: 4805098 (1989-02-01), Mills, Jr. et al.
patent: 4926323 (1990-05-01), Baror et al.
patent: 4970506 (1990-11-01), Sakaida et al.
patent: 5006980 (1991-04-01), Sanders et al.
patent: 5269006 (1993-12-01), Dohse et al.
patent: 5276823 (1994-01-01), Cutts, Jr. et al.
patent: 5295258 (1994-03-01), Jewett et al.
patent: 5418960 (1995-05-01), Munroe
Patent Abstracts of Japan, Publication No. JP 2144635, Publication Date 4 Jun. 1990, 1 page.
David Jones, "Fehlertoleranz un Zuverlassigkeit in Mikroprozessor-Systemen Am Biespiel der Familie MC88000," 2087 Elektronik, 39 (1990), 23-Nov., No. 24, Munchen, DE, pp. 54-60.
IBM Technical Disclosure Bulletin, vol. 31, No. 9, Feb. 1989, "Improving Operational Performance of Cache Memories-Execution Tracing," pp. 83-84.
IBM Technical Disclosure Bulletin, vol. 31, No. 3, Aug. 1988, "High Performance Microprocessor Memory System," pp. 303-306.
Fu Peter
Grosz Martin J.
Rahman Mizanur M.
Rector Russell M.
Sabernick Fred C.
Albert Philip H.
Huang Po
Lee Thomas C.
Tandem Computers Incorporated
LandOfFree
Microprocessor interface apparatus having a boot address relocat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor interface apparatus having a boot address relocat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor interface apparatus having a boot address relocat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-721196