Microprocessor instruction hedge-fetching in a multiprediction b

Details Microprocessor instruction hedge-fetching in a multiprediction b Microprocessor instruction hedge-fetching in a multiprediction b

1995-09-15

1998-12-15

Treat, William M.

395586, G06F 938

Patent

active

058505423

ABSTRACT:
An apparatus for fetching instructions in a computer system is disclosed. The apparatus includes a cache circuit for holding a sub-set of main store, a buffer circuit for holding instructions fetched from the cache for dispatch to a plurality of execution units, and a branch resolution unit. A first tag associated with each instruction to be dispatched is generated that identifies the instruction while it is in process. The execution units execute dispatched instructions and provide resulting condition codes and first tag for each instruction that is completed. The branch resolution unit, fetches a not guessed instruction stream from the cache such that the not guessed instruction stream is available to the instruction buffer during the same cycle that the guess is resolved. The branch resolution unit also includes means for guessing the result of a branch instruction and means for fetching a guessed instruction stream to be fetched.

REFERENCES:
patent: 4943908 (1990-07-01), Emma et al.
patent: 4991080 (1991-02-01), Emma et al.
patent: 5634103 (1997-05-01), Dietz et al.

Affiliated with

Also associated with

Rating

Microprocessor instruction hedge-fetching in a multiprediction b does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor instruction hedge-fetching in a multiprediction b, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor instruction hedge-fetching in a multiprediction b will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1464518