Microprocessor incorporating cache memory with selective purge o

Details Microprocessor incorporating cache memory with selective purge o Microprocessor incorporating cache memory with selective purge o

1993-06-30

1994-11-08

Dixon, Joseph L.

Boots, shoes, and leggings

364DIG1, 3642434, 36424342, 395425, G06F 1208

Patent

active

053634969

ABSTRACT:
A microprocessor incorporating a cache memory with a selective purge operation includes a control register for storing control information including page information for controlling a purge operation for purging a predetermined page divided in the cache memory, a setting portion for transferring the control information to the control register; a comparator for comparing a target page address indicated by the control information stored in the control register with an address stored in the cache memory; and an issue portion for providing a purge command to indicate the start of execution of the purge operation to the comparator based on the control information stored in the control register only when the target page address agrees with an address in the cache memory.

REFERENCES:
patent: 3979726 (1976-09-01), Lange et al.
patent: 4481573 (1984-11-01), Fukunaga et al.
patent: 4701844 (1987-10-01), Thompson et al.
patent: 4713755 (1987-12-01), Worley, Jr. et al.
patent: 4719568 (1988-01-01), Carrubba et al.
patent: 4811215 (1989-03-01), Smith
patent: 5029070 (1991-07-01), McCarthy
patent: 5091846 (1992-02-01), Sachs et al.
patent: 5095428 (1992-03-01), Walker et al.
patent: 5133058 (1992-07-01), Jensen
patent: 5146589 (1992-09-01), Peet, Jr. et al.
patent: 5165028 (1992-11-01), Zulian
"Development of Tag Memory: MB81C51", A. Suzuki et al., Fujitsu Scientific & Technical Journal, vol. 25, No. 2, 1989, pp. 156-162.
Fujitsu Scientific and Technical Journal 25(1989) No. 2 pp. 156-162.

Affiliated with

Also associated with

Rating

Microprocessor incorporating cache memory with selective purge o does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor incorporating cache memory with selective purge o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor incorporating cache memory with selective purge o will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1789609