Boots – shoes – and leggings
Patent
1994-10-14
1997-03-25
Donaghue, Larry D.
Boots, shoes, and leggings
395800, 39542103, 395405, 395492, 395591, 364DIG2, 36493155, 364933, 3649553, G06F 946
Patent
active
056153481
ABSTRACT:
A microprocessor having a register bank architecture has n register banks, a memory, a bus for connecting the register bank and the memory, and a bank controller for controlling store/load operations between the register banks and the memory. The controller has a current bank pointer indicating data region of the register banks and the memory during the data store/load operations, and a bank size designation register indicating a bank size to be stored/loaded during the store/load operations. When an address of the current bank pointer is set in an destination operand in an instruction, the controller receives the contents of the current bank pointer and bank size designation register. The controller controls the store operation for the n register banks based on the current bank pointer and the bank size designation register, and changes the content of the current bank pointer with the content of the destination operand in the instruction after the completion of the data store operation, receives the content of the current bank pointer and the content of the bank size designation register, and controls the load operation for the memory by the contents of the current bank pointer and bank size designation register.
REFERENCES:
patent: 4733346 (1988-03-01), Tanaka
patent: 5276820 (1994-01-01), Ikenaga et al.
Huguett; "A C-Oriented Register Set Design"; Chapter 3; pp. 58-94; 1985.
Lang et al. "Reduced Register Saving/Restoring in a Single-Window Register Files"; Jun. 1986.
Furht; "A RISC Architecture with Two-Size, Overlapping Register Windows"; IEEE, Apr. 1988.
Maejma et al; "A 16-bit Microprocessor with Multi-Register Bank Architecture"; Nov. 1986.
"Allocated Bits for Machines with Vector Registers", IBM Technical Disclosure Bullentin, vol. 33, No. 3A, Aug. 1990, pp. 310-314.
"Technique to Improve Context Switching Performance in a CPU", IBM Technical Disclosure Bullentin, vol. 33, No. 3B, Aug. 1990, pp. 472-473.
Koino Seiji
Kyuma Yuriko
Yaguchi Toshiyuki
Donaghue Larry D.
Kabushiki Kaisha Toshiba
LandOfFree
Microprocessor having register bank architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor having register bank architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor having register bank architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2211815