Microprocessor having cache bypass signal terminal

Details Microprocessor having cache bypass signal terminal Microprocessor having cache bypass signal terminal

1990-06-20

1993-09-21

Bowler, Alyssa H.

Boots, shoes, and leggings

395400, 364DIG1, G06F 1200, G06F 1208, G06F 1314, G06F 1324

Patent

active

052476391

ABSTRACT:
A microprocessor capable of being incorporated in an information processing system with a cache memory unit and capable of realizing fine cache bypass control. The microprocessor can detect data to be cache-bypassed without checking bus status signals. The microprocessor is equipped with a cache bypass signal generator. Upon detection of data to be bypassed, the cache bypass signal generator generates a cache bypass request signal, which prevents the cache memory from performing a data caching operation on the data.

REFERENCES:
patent: 4075686 (1978-02-01), Calle
patent: 4800490 (1990-01-01), Tanaka et al.
patent: 4905141 (1990-02-01), Brenza
patent: 4937738 (1990-06-01), Uchiyama et al.
patent: 4942518 (1990-09-01), Weatherford et al.
patent: 4959777 (1990-09-01), Holman, Jr.
patent: 5101489 (1992-03-01), Sato et al.
IBM Technical Disclosure Bulletin, vol. 25, No. 38, Aut. 1, 1982, pp. 1656-1657--Duke et al.

Affiliated with

Also associated with

Rating

Microprocessor having cache bypass signal terminal does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor having cache bypass signal terminal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor having cache bypass signal terminal will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1057008