Boots – shoes – and leggings
Patent
1994-04-14
1995-01-10
Bowler, Alyssa H.
Boots, shoes, and leggings
395800, 395250, 3642613, 3642614, 3642615, 3642619, 3642617, 3642631, 3642633, 364DIG1, G06F 930, G06F 938
Patent
active
053815327
ABSTRACT:
A microprocessor for enhancing the initiation of data processing after execution of a conditional branch instruction, by decoding a branch target instruction immediately when a branch is taken. An instruction prefetch cycle for a branch target instruction is initiated before the execution of a conditional branch is completed and by utilizing the branch address the byte data to be outputted from a branch buffer is selected and transferred to the instruction decoder.
REFERENCES:
patent: 4454578 (1984-06-01), Matsumoto et al.
patent: 4725947 (1988-02-01), Shonai et al.
patent: 4853840 (1989-08-01), Shibuya
patent: 4881170 (1989-11-01), Morisada
patent: 4893234 (1990-01-01), Davidson et al.
patent: 4974154 (1990-11-01), Matsuo
patent: 4984154 (1991-01-01), Hanatani et al.
patent: 4992932 (1991-02-01), Oshima
patent: 5113515 (1992-05-01), Fite et al.
patent: 5142634 (1992-08-01), Fite et al.
H. Matsumoto et al, "A High-Performance Architecture for Variable Length Instructions", Systems & Computers in Japan, No. 3, May 1985, New York, N.Y., pp. 19-28.
Bowler Alyssa H.
NEC Corporation
Nguyen Dzung C.
LandOfFree
Microprocessor having branch aligner between branch buffer and i does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor having branch aligner between branch buffer and i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor having branch aligner between branch buffer and i will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-857567