Boots – shoes – and leggings
Patent
1990-06-22
1993-09-28
Lall, Parshotam S.
Boots, shoes, and leggings
3642318, 3642599, 3642628, 364DIG1, G06F 906, G06F 934
Patent
active
052492737
DESCRIPTION:
BRIEF SUMMARY
FIELD OF THE INVENTION
The present invention relates to a microprocessor having employed a variable length instruction format and particularly to a microprocessor comprising an improved decode sequencer for controlling the decoding sequence of each part of a variable length instruction wherein a single instruction is composed of a plurality of basic areas and extensible areas in the variable length.
BACKGROUND OF THE INVENTION
FIG. 1 is a conceptional diagram of the variable length instruction format. This FIG. 1 indicates that an instruction for the microprocessor is formed by the N areas in maximum. Such an instruction is decoded in a plurality of cycles. The basic area of each part includes an instruction code and the extensible area includes an immediate data. For instance, existence of successive extensible areas and significance of the basic area of the second part are defined on the basis of 16 bits and is located immediately after the operand designation area to extend the operand designation area. The extensible area includes an information for indicating the existence or non-existence of the successive extensible areas. 16*n (n is an integer including 0) indicates that the length of the extensible area is variable in units of 16 bits. In the case of a reduction type, the bit length of the ordinary type operand designation area is reduced by two bits in order to improve execution speed. In such a variable length instruction format, an instruction having a high frequency of use is assigned on the basis of one operand and an instruction having a low frequency of use is assigned on the basis of two or more operands. Thereby, the instructions having a high frequency of use are executed within a short period of time and a kind of instruction can also be increased. An example of such variable length instructions is shown in FIG. 3A to FIG. 3C.
FIG. 3A, FIG. 3B indicate examples of the instruction with two operands format and FIG. 3C indicates an example of the instructions with a one operand format. FIG. 3A indicates an ordinary type instruction of two operands having the effective address field of 8 bits. In this case, the first basic area of 16 bits comprises an instruction code OP, a source operand size SS and a source.operand.effective address eas, while the second basic area comprises an instruction code OP, a destination.operand.size DD and destination.operand.effective address ead. Here, exp 16/32 indicates an extensible area of 16 bits or 32 bits. FIG. 3B indicates an 8 bit.immediate type instruction. The first basic area comprises an instruction code OP and an immediate data #, while the second basic area comprises an instruction code, a destination.operand.size DD and a destination.operand. effective address ead. In this instruction, the extensible area exp 16/32 is added only to the second basic area. FIG. 3C indicates a reduction type instruction to be transferred between the register and memory, comprising the basic area consisting of an instruction code OP, a register designation area R.sub.n, a source.operand.size SS, a source.operand.effective address or a destination.operand.effective address eas/ead and the extensible area exp 16/32.
As the decoding sequence of such a variable length instruction, a stage transition shown in FIG. 4 can be considered. FIG. 4 shows a stage transition diagram of decoding for the instruction comprising three basic areas in maximum. The circle indicates the decoding stage of each area, while the arrow mark indicates the state transition to the other decoding stage. In case the instructions having only the first basic area continues, it is enough to repeat only the decoding stage for the first basic area, but in case an instruction comprises the second and third basic areas and the first, second and third extensible areas, the decoding sequence is complicated for the trial of decoding in the successive stages by simply making reference to the preceding decoding stage because the significance of the instruction code of the successive basic areas changes an
REFERENCES:
patent: 3566366 (1971-02-01), Quinn et al.
patent: 4188669 (1980-02-01), Rausher
patent: 4240142 (1980-12-01), Blahut et al.
patent: 4241397 (1980-12-01), Strecker et al.
patent: 4258419 (1981-03-01), Blahut et al.
patent: 4293907 (1981-10-01), Huang et al.
patent: 4454578 (1984-06-01), Matsumoto et al.
patent: 4530050 (1985-07-01), Fukunaga et al.
patent: 4785393 (1988-11-01), Chu et al.
patent: 4967326 (1990-10-01), May
Patent Abstracts of Japan, vol. 12, No. 329 (P-754)[3176], Sep. 7, 1988; and JP-A-63 91 739 (Matsushita Electric Ind. Co., Ltd), Apr. 22, 1988.
Systems and Computers in Japan, vol. 16, No. 3, May-Jun. 1985, pp. 19-28, Washington, D.C., USA; H. Matsumoto et al.: "A High-Performance Architecture for Variable Length Instructions", (Entire Document).
Ohshima Toshiharu
Yoshitake Akihiro
Fujitsu Limited
Lall Parshotam S.
Mohamed Ayni
LandOfFree
Microprocessor having a variable length instruction format does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor having a variable length instruction format, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor having a variable length instruction format will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2196846