Electrical computers and digital processing systems: processing – Instruction decoding
Patent
1995-09-18
1999-07-13
Eng, David Y.
Electrical computers and digital processing systems: processing
Instruction decoding
G06F 930
Patent
active
059220678
ABSTRACT:
A microprocessor is configured to generate a variety of differing operation codes, from a group of instructions having redundant operation fields. In particular, a decoder is configured to receive not only the operation field of such instructions, but also one or more least significant bits borrowed from the operand field. The microprocessor thereby generates an increased number of operation commands, without the need for a corresponding increase in the bit length of the operation field.
REFERENCES:
patent: 4099299 (1978-07-01), Kancler
patent: 4219874 (1980-08-01), Gusev et al.
patent: 4236206 (1980-11-01), Strecker et al.
patent: 4241397 (1980-12-01), Strecker et al.
patent: 4586131 (1986-04-01), Caudel
patent: 4942552 (1990-07-01), Merrill et al.
patent: 5592635 (1997-01-01), Chan
"MIPS R4000 Microprocessor User's Manual", CPU Instruction Set Details, 1991, pp. A-1 to A-9 etc.
G. Baker et al., "Instruction Execution Conditioned on Operand Addresses", IBM Technical Disclosure Bulletin, Jan. 1982, vol. 24, No. 8, pp. 4018-4022.
A. Tanenbaum, "Structured Computer Organization", 1976 Prentice-Hall, pp. 65-87.
A. Tanenbaum, "Structured Computer Organization" 1976, Prentice-Hall, pp. 73-79.
Eng David Y.
NEC Corporation
LandOfFree
Microprocessor executing instruction having operand field includ does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor executing instruction having operand field includ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor executing instruction having operand field includ will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2272003