Electrical computers and digital processing systems: processing – Processing architecture – Superscalar
Patent
1998-07-08
2000-12-05
Pan, Daniel H.
Electrical computers and digital processing systems: processing
Processing architecture
Superscalar
712217, 712218, 712202, 712 9, G06F 930, G06F 9312, G06F 938
Patent
active
061579947
ABSTRACT:
A control bit vector storage is provided. The present control bit vector storage (preferably included within a functional unit) stores control bits indicative of a particular instruction. The control bits are divided into multiple control vectors, each vector indicative of one instruction operation. The control bits control dataflow elements within the functional unit to cause the instruction operation to be performed. Additionally, the present control bit vector storage allows complex instructions (or instructions which produce multiple results) to be divided into simpler operations. The hardware included within the functional unit may be reduced to that employed to perform the simpler operations. In one embodiment, the control bit vector storage comprises a plurality of vector storages. Each vector storage comprises a pair of individual vector storages and a shared vector storage. The shared vector storage stores control bits common to both control vectors.
REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4782441 (1988-11-01), Inagami et al.
patent: 4807115 (1989-02-01), Torng
patent: 4837680 (1989-06-01), Crockett et al.
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 5136696 (1992-08-01), Beckwith et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5355457 (1994-10-01), Shebanow et al.
patent: 5438668 (1995-08-01), Coon et al.
patent: 5490280 (1996-02-01), Gupta et al.
patent: 5511172 (1996-04-01), Kimura et al.
patent: 5560025 (1996-09-01), Gupta et al.
patent: 5598546 (1997-01-01), Bloomgren
patent: 5623619 (1997-04-01), Witt
patent: 5822560 (1998-10-01), Pflum
Isosure Bulletin entitled, "High Performance Dual Architecture Processor,"vol. 36, No. 02, Feb. 1993, pp. 231-234.
Mingawa et al, "Pre-Decoding Mechanism For Superscaler Architecture,") May 9-10, 1991, IEEE Pacific Rim Conference on Communications, pp. 21-24.
Intel, "Chapter 2: Microprocessor Architecture Overview," pp. 2-1 through 2-4.
Slater, M., "AMD's Microprocessor K5 designed to Outrun Pentium" (Microprocessor Report, vol 8, No. 14, Oct. 24, 1994, 4 pages.
Rupley, et al, "The Next Step?" PC Magazine, Sep. 12, 1995, 16 pages.
Halfhill, "AMD K6 Takes on Intel P6," BYTE Magazine, Jan. 1996, 4 pages.
Advanced Micro Devices , Inc.
Merkel Lawrence J.
Pan Daniel H.
LandOfFree
Microprocessor employing and method of using a control bit vecto does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor employing and method of using a control bit vecto, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor employing and method of using a control bit vecto will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-970782