Patent
1996-02-01
1998-09-08
Harvey, Jack B.
395309, 395842, G06F 1328
Patent
active
058058435
ABSTRACT:
A bus interface unit disposed for incorporation within a microprocessor system having a local microprocessor bus, a memory unit, and a system bus coupled to the memory unit is disclosed herein. The bus interface unit includes a bus control unit having an address latch for latching N-bit memory addresses impressed upon the local microprocessor bus by the microprocessor. Each of the N-bit memory addresses identifies one or more M-bit memory locations within the memory unit. The bus interface unit further includes a multiplexing interface for transferring data associated with the M-bit memory locations between the system bus and the local microprocessor bus during microprocessor memory access cycles. A programmable wait state generator serves to control the duration of the microprocessor memory access cycles in order to accommodate address and data transfer between the system bus and the local microprocessor bus during both memory read and write access cycles. In a preferred implementation the N-bit memory addresses latched during microprocessor bus cycles correspond to a sequential pair of M-bit memory locations.
REFERENCES:
patent: 4315308 (1982-02-01), Jackson
patent: 4860198 (1989-08-01), Takenaka
patent: 5247643 (1993-09-01), Shottan
patent: 5255374 (1993-10-01), Aldereguia et al
patent: 5303353 (1994-04-01), Matsuura et al.
patent: 5359717 (1994-10-01), Bowles et al.
patent: 5594878 (1997-01-01), Shibata et al.
patent: 5623697 (1997-04-01), Bland et al.
Harvey Jack B.
Martin Roger W.
Miller Russell B.
Qualcomm Incorporated
Thlang Eric S.
LandOfFree
Microprocessor bus interface unit for interfacing an N-bit micro does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor bus interface unit for interfacing an N-bit micro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor bus interface unit for interfacing an N-bit micro will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1293405