Boots – shoes – and leggings
Patent
1983-06-03
1986-04-15
Thomas, James D.
Boots, shoes, and leggings
340365S, G06F 3023, H01H 1370, H03K 1794
Patent
active
045831890
ABSTRACT:
A scan mode keying circuit comprises a voltage divider having a plurality of series-connected resistors with taps therebetween to develop a plurality of graduated voltages at the taps. A comparator having first and second input terminals is provided for generating a coincidence output when a match occurs between voltages applied to the input terminals. Plural of manually operated keys are connected to the taps for selectively applying the graduated voltages to the comparator first input terminal. A control circuit generates and applies a series of recyclic waveforms of time-varying reference voltage to the comparator second input terminal. Responsive to the coincidence output a datum representing the instantaneous value of the reference voltage is stored into a memory and compared with subsequently generated datum to verify that one of the key has been operated when a match occurs therebetween. If they fail to match, the control circuit proceeds to detect when the most recent datum is greater than the previous datum to verify that the operated key has been turned off.
REFERENCES:
patent: 3668659 (1972-06-01), Hutchings
patent: 3803592 (1974-04-01), Hatley
patent: 3806912 (1974-04-01), Eckert
patent: 3908100 (1975-09-01), Richard et al.
patent: 4015254 (1977-03-01), Strandt
patent: 4187550 (1980-02-01), Garcia Ramos
patent: 4319078 (1982-03-01), Yokoo et al.
patent: 4420669 (1983-12-01), Scalf et al.
patent: 4429301 (1984-01-01), Crumley et al.
Information Processing 71, Proceedings of the International Federation for Information Processing, Ljubljana, 1971, pp. 737-741, North Holland Publishing Company, 1972, Amsterdam, NL; P. J. Pobgee et al.: "Applications of a Low Cost Graphical Input Tablet".
Patents Abstracts of Japan, vol. 7, No. 138(P-204)(1283), 16 Juin 1983; & JP-A-58 52729 (EPUSON K.K.) 29-03-1983.
Shaw Dale M.
Thomas James D.
Victor Company of Japan , Limited
LandOfFree
Microprocessor-based scan-mode keying circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor-based scan-mode keying circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor-based scan-mode keying circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1443205