Static information storage and retrieval – Magnetic bubbles – Guide structure
Patent
1993-12-29
1994-10-25
Ray, Gopal C.
Static information storage and retrieval
Magnetic bubbles
Guide structure
36518902, 36523002, 3642328, 3642329, 364238, 364240, 3642405, 364DIG1, G06F 1300, G06F 1340, G11C 700
Patent
active
053597176
ABSTRACT:
A bus interface for use in a processing system of the type including a processor such as a microprocessor or a microcontroller permits the processor to access either a non-multiplexed peripheral interface or a multiplexed peripheral interface, wherein the non-multiplexed peripheral interface includes an upper address input, a lower address input, and a data port, wherein the multiplexed peripheral interface includes a multiplexed address and data port, and wherein the processing device includes an internal upper address bus, an internal lower address bus, and an internal data bus. The bus interface includes an external upper address bus coupled to the upper address input, an external lower address bus coupled to the lower address input, and an external address/data bus coupled to the data port and to the multiplexed address and data port. The bus interface further includes bus interface circuit for coupling during an access to the non-multiplexed peripheral interface by the processor, the internal upper address bus to the external upper address bus, the internal lower address bus to the external lower address bus, and the internal data bus to the external address/data bus. During an access to the multiplexed peripheral interface by the processor, the bus interface circuit couples first the internal lower address bus to the external address/data bus and thereafter, the internal data bus to the external address/data bus.
REFERENCES:
patent: 4590556 (1986-05-01), Berger et al.
patent: 4613953 (1986-09-01), Bush et al.
patent: 4626985 (1986-12-01), Briggs
patent: 4641261 (1987-02-01), Dwyer et al.
patent: 4716527 (1987-12-01), Graciotti
patent: 4720784 (1988-01-01), Radhakrishnan et al.
patent: 4831514 (1989-05-01), Turlakov et al.
patent: 4860198 (1989-08-01), Takenaka
patent: 4933846 (1990-06-01), Humphrey et al.
patent: 4991170 (1991-02-01), Kem
patent: 5014236 (1991-05-01), Pogorzelski et al.
patent: 5048012 (1991-09-01), Gulick et al.
patent: 5086407 (1992-02-01), McGarity et al.
patent: 5113369 (1992-05-01), Kinoshita
patent: 5262991 (1993-11-01), Pope
patent: 5293562 (1994-03-01), Pope
Bowles James E.
O'Brien Robert
Advanced Micro Devices , Inc.
Ray Gopal C.
LandOfFree
Microprocessor arranged to access a non-multiplexed interface or does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor arranged to access a non-multiplexed interface or, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor arranged to access a non-multiplexed interface or will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-142346