Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Patent
1997-08-21
1999-08-24
Dinh, Dung C.
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
710132, G06F 1338, G06F 1340
Patent
active
059419792
ABSTRACT:
A computer system comprising a microprocessor architecture capable of supporting multiple processors comprising a memory array unit (MAU), an MAU system bus comprising data, address and control signal buses, an I/O bus comprising data, address and control signal buses, a plurality of I/O devices and a plurality of microprocessors. Data transfers between data and instruction caches and I/O devices and a memory and other I/O devices are handled using a switch network port data and instruction cache and I/O interface circuits. Access to the memory buses is controlled by arbitration circuits which utilize fixed and dynamic priority schemes.
REFERENCES:
patent: 4315308 (1982-02-01), Jackson
patent: 4482950 (1984-11-01), Dshkhunian et al.
patent: 4597054 (1986-06-01), Lockwood et al.
patent: 4719569 (1988-01-01), Ludemann et al.
patent: 4829467 (1989-05-01), Ogata
patent: 4916604 (1990-04-01), Yamamoto et al.
patent: 4991081 (1991-02-01), Bosshart
patent: 5089951 (1992-02-01), Iijima
patent: 5097409 (1992-03-01), Schwartz et al.
patent: 5140682 (1992-08-01), Okura et al.
patent: 5148533 (1992-09-01), Joyce et al.
patent: 5222223 (1993-06-01), Webb, Jr. et al.
patent: 5226125 (1993-07-01), Balmer et al.
patent: 5261057 (1993-11-01), Coyle et al.
patent: 5283903 (1994-02-01), Uehara
patent: 5303382 (1994-04-01), Buch et al.
patent: 5440752 (1995-08-01), Lentz et al.
patent: 5471592 (1995-11-01), Gove et al.
Agarwal et al., "April: A Processor Architecture for Multiprocessing," IEEE, 1990, pp. 104-114.
Corsini, P. et al., "Architecture of the MuTeam Systems," IEEE Proceedings E. Computers & Digital Techniques, vol. 134, No. 5, Sep. 1987, Stevenage, Great Britain, pp. 217-227.
Earnshaw, W., "The N4--A High Performance Three Dimensional Multiprocessor Computer Systems," IRE WESCON Convention Record, vol. 32, No. 29/2 Nov. 1988, North Hollywood, U.S., pp. 1-8.
Johnson, M. "Superscalar Microprocessor Design," Prentice-Hall, Inc., 1991, (in its entirety).
Popescu, V. et al., "The Metaflow Architecture," Metaflow Technologies, Inc., Jun., 1991.
Slater, M., "AMD 2862x combines Z.sub.8 6 and PC system logic,"Microprocessor Report, Oct. 3, 1990, vol. 4, No. 17 pt(14) --fulltext copy.
Slater, M., "386 SL brings 386 power to notebook computers," Microprocessor Report, Oct. 17, 1990, vol. 4, No. 18 p1(6) --fulltext copy.
Weiss, R., "Third-Generation RISC Processors," On Special Report, Mar. 30, 1992, pp. 96-108.
Hennessy et al., "Computer Architecture: A Quantitative Approach," Morgan Kaufman Publishers, Inc., 1990 (in its entirety).
Hagiwara Yasuaki
Lau Te-Li
Lentz Derek J.
Nguyen Le Trong
Tang Cheng-Long
Dinh Dung C.
Seiko Epson Corporation
LandOfFree
Microprocessor architecture with a switch network and an arbitra does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor architecture with a switch network and an arbitra, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor architecture with a switch network and an arbitra will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-462595