Microprocessor architecture

Details Microprocessor architecture Microprocessor architecture

1976-12-13

1978-03-14

Shaw, Gareth D.

Boots, shoes, and leggings

G06F 100

Patent

active

040794555

ABSTRACT:
Two-unit architecture for a microprocessor having one unit to execute program instructions and another unit to fetch the instructions in their proper sequence, being arranged to permit the overlap of fetch and execute cycles to increase program execution speed. Each unit includes a register array for storing operands or addresses, each array having two independent read ports and two independent write ports. In the execution unit, the register array stores operands, read from a memory by the fetch unit, which are applied to an arithmetic-logic unit (ALU), and stores the result from the ALU. In the fetch unit, the array is used to store indirect addresses, which can be incremented or decremented in an adder.

REFERENCES:
patent: 3748649 (1973-07-01), McEowen et al.
patent: 3757308 (1973-09-01), Fosdick
patent: 3896418 (1975-07-01), Brown
patent: 3962682 (1976-06-01), Bennett
patent: 3980992 (1976-09-01), Levy et al.
patent: 3984813 (1976-10-01), Chung
patent: 3988717 (1976-10-01), Kisylia

Affiliated with

Also associated with

Rating

Microprocessor architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2233728