Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2005-05-16
2010-02-16
Ngo, Chuong D (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
07664810
ABSTRACT:
A technique is provided for performing modular multiplication. In one embodiment, an apparatus in a microprocessor is provided for accomplishing modular multiplication operations. The apparatus includes translation logic and execution logic. The translation logic receives an atomic Montgomery multiplication instruction from a source therefrom, where the atomic Montgomery multiplication instruction prescribes generation of a Montgomery product. The translation logic translates the atomic Montgomery multiplication instruction into a sequence of micro instructions specifying sub-operations required to accomplish generation of the Montgomery product. The execution logic is operatively coupled to the translation logic. The execution logic receives the sequence of micro instructions, and performs the sub-operations to generate the Montgomery product.
REFERENCES:
patent: 6185596 (2001-02-01), Hadad et al.
patent: 7353364 (2008-04-01), Chong et al.
patent: 2002/0059353 (2002-05-01), Koc et al.
patent: 2003/0084309 (2003-05-01), Kohn
patent: 2003/0140077 (2003-07-01), Zaboronski et al.
patent: 2004/0054705 (2004-03-01), Le Quere
patent: 2004/0096057 (2004-05-01), Moore
patent: 2005/0033790 (2005-02-01), Hubert
patent: 2005/0084099 (2005-04-01), Montgomery
patent: 0601907 (1994-06-01), None
MIPS Technologies, Inc. 64-Bit Architecture Speeds RSA by 4x. Jun. 2002; MIPS Technologies, Inc.; Mountain View, CA, US.
Cetin Kaya Koc, Tolga Acar, and Burton S. Kaliski Jr. Analyzing and Comparing Montgomery Multiplication Algorithms. IEEE Micro, pp. 26-33, Jun. 1996. http://citeseer.csail.mit.edu/koc96analyzing.html.
Cetin Kaya Koc. High-Speed RSA Implementation, RSA Laboratories, Redwood City, Nov. 1994 http://citeseer.csail.mit.edu/336292.html.
Peter L. Montgomery. Modular Multiplication Without Trial Division. Mathematics of Computation; vol. 44, No. 170; pp. 519-521. Apr. 1985.
Cetin Kaya Koc. RSA Hardware Implementation. RSA Laboratories Technical Report TR-801; Version 1.0; Apr. 19, 1996. RSA Laboratories. Redwood City, CA, US.
Goodman et al. “An Energy-Efficient Reconfigurable Public-Key Cryptography Processor.” IEEE Journal of Solid-State Circuits, IEEE, Service Center, Piscataway, NJ, US. vol. 36, No. 11, Nov. 2001. pp. 1808-1820, XP002399282.
Xiaoyang Zeng et al. “A Reconfigurable Public-Key Cryptography Coprocessor.” Advanced System Integrated Circuits 2004. Proceedings of 2004 IEEE Asia-Pacific Conference on Fukuoka, Japan Piscataway, NJ. USA IEEE, US. Aug. 4, 2004. pp. 172-175. XP010733915.
Batina et al. “Hardware Architectures for Public Key Cryptography.” Integration, the VLSI Journal, North-Holland Publishing Company. Amsterdam, NL. vol. 34, No. 1-2, May 2003. pp. 1-64. XP004423437.
Zhou et al. “Architectural Enhancements for Montgomery Multiplication on Embedded RISC Processors.” ANCS 2003, LNCS 2846, Sprinter-Verlag Berlin Heidelberg 2003, 2003, pp. 418-434. XP002399247.
Blum et al. “Montgomery Modular Exponentiation on Reconfigurable Hardware.” Computer Arithmetic. 1999. Proceedngs. 14th IEEE Symposium on Adelaide, SA, Australia. Apr. 14-16, 1999. Los Alamitos, CA, USA. IEEE Comput. Soc, US. Apr. 14, 1999. pp. 70-77. XP010332298.
Drutarovsky et al. “Comparison of Two Implementations of Scalable Montgomery Coprocessor Embedded in Reconfigurable Hardware.” Proceedings of the XIX-TH Conference on Design of Circuits and Integrated Systems. vol. ISBN, No. 2-0522971-0-X. 2004, pp. 240-245. XP002399248. Bordeaux, France.
Naccache D et al. “Cryptographic Smart Cards.” IEEE Micro, IEEE Service Center, Los Alamitos, CA. US. vol. 16, No. 3, Jun. 1, 1996. pp. 14-24. XP000594074.
Muhammad Ali Mazidi, Janice Gillispie Mazidi: The 80×86 IBM PC and Compatible Computersn 2000, Prentice Hall, London.
“Via PadLock Hardware Security Suite” Via Technologies White Paper, May 2004, pp. 1-10.
Crispin Thomas A.
Henry G. Glenn
Parks Terry
Huffman James W.
Huffman Richard K.
Ngo Chuong D
Via Technologies Inc.
LandOfFree
Microprocessor apparatus and method for modular exponentiation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor apparatus and method for modular exponentiation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor apparatus and method for modular exponentiation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4169382