Computer graphics processing and selective visual display system – Plural physical display element control system – Optical means interposed in viewing path
Reexamination Certificate
2011-04-26
2011-04-26
Osorio, Ricardo L (Department: 2629)
Computer graphics processing and selective visual display system
Plural physical display element control system
Optical means interposed in viewing path
C345S204000
Reexamination Certificate
active
07932875
ABSTRACT:
A microdisplay having interface circuitry on the same silicon backplane to allow it to receive digital images and video in a variety of formats and convert same to field sequential color signals for generation of full color images. It includes column data processors having a comparator for each block of N-columns of pixels. Image data is double-buffered in SRAM memory cells located beneath the pixel electrodes, but not within each pixel. The stored data is logically associated with each pixel via the column data processors. Image compression is accomplished by converting RGB data to a variant of YUV data and sampling the color components of the converted data less frequently than the luminance components. The SRAM image buffer consumes a reduced amount of power. A temperature compensation scheme allows the temperature of the microdisplay to be sensed and the drive voltage to the pixel electrodes to be varied in response thereto.
REFERENCES:
patent: 4087792 (1978-05-01), Asars
patent: 4194215 (1980-03-01), Shionoya
patent: 4427978 (1984-01-01), Williams
patent: 4649432 (1987-03-01), Watanabe et al.
patent: 4700367 (1987-10-01), Kawazoe et al.
patent: 4743096 (1988-05-01), Wakai et al.
patent: 5162786 (1992-11-01), Fukuda
patent: 5191333 (1993-03-01), Nakano
patent: 5225823 (1993-07-01), Kanaly
patent: 5412396 (1995-05-01), Nelson
patent: 5748164 (1998-05-01), Handschy et al.
patent: 5798746 (1998-08-01), Koyama
patent: 5808800 (1998-09-01), Handschy et al.
patent: 5977940 (1999-11-01), Akiyama et al.
patent: 6100945 (2000-08-01), Crandall et al.
patent: 6157396 (2000-12-01), Margulis et al.
patent: 6175351 (2001-01-01), Matsuura et al.
patent: 6246386 (2001-06-01), Perner
patent: 6249269 (2001-06-01), Blalock et al.
patent: 6271818 (2001-08-01), Yamazaki et al.
patent: 6329974 (2001-12-01), Walker et al.
patent: 6340994 (2002-01-01), Margulis et al.
patent: 6373497 (2002-04-01), McKnight et al.
patent: 6441829 (2002-08-01), Blalock et al.
patent: 6507330 (2003-01-01), Handschy et al.
patent: 6525709 (2003-02-01), O'Callaghan
patent: 6633301 (2003-10-01), Dallas et al.
patent: 6727872 (2004-04-01), Pfeiffer et al.
patent: 6731257 (2004-05-01), Pfeiffer et al.
patent: 7283105 (2007-10-01), Dallas et al.
patent: 2002/0050518 (2002-05-01), Roustaei
patent: 2002/0057236 (2002-05-01), Jacobsen et al.
patent: 2007/0018919 (2007-01-01), Zarracky
patent: 1300826 (2003-04-01), None
patent: 07-092935 (1995-04-01), None
M. Senda, Y. Tsutsui, R. Yokoyama, K. Yoneda, S. Matsumoto, A. Sasaki, “Ultra-Low-Power Polysilicon AMLCD with Full Integration,” SID 02 Digest, 2002, pp. 790-793.
Hiroyuki Kimura, Takashi Maeda, Takanori Tsunashima, Tetsuo Morita. Hiroyoshi Murata, Shinichi Hirota, Hajime Sato, “A 2.15 inch QCIF Reflective Color TFT-LCD with Digital Memory on Glass (DMOG),” SID 01 Digest, 2001, pp. 268-271.
Yoshiharu Nakajima, Yasuyuki Teranishi, Yoshitoshi Kida, Yasuhito Maki, “Ultra-low-power LTPS TFT-LCD technology using a multi-bix pixel memory circuit,” Journal of the SID, 2006, pp. 1071-1075.
Khella, “A Low-Power High Performance Current-Mode Multiport SRAM,” IEEE Transaction On VLSI Systems, vol. 9, No. 5, pp. 590-598 (Oct. 2001).
Blalock and Jaeger, “A High-Speed Clamped Bit-Line Current-Mode Sense Amplifier,” IEEE Journal of Solid-State Circuits, vol. 26, No. 4 (Apr. 1991).
PCT Application No. PCT/US04/12643 Entitled “Microdisplay and Interface on a Single Chip,” International Filing Date Apr. 23, 2004, Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration dated May 18, 2005.
European Application No. 04 750 574.8 Entitled “Microdisplay and Interface on a Single Chip,” filed Apr. 23, 2004. Communication Pursuant to Article 94(3) EPC dated Oct. 4, 2009.
Dallas James M.
Hollenbeck David B.
Larsen Per Harold
Malzbender Rainer M.
Vickery, III Earl R.
Crouch Robert G.
Larsen Per H.
Marsh & Fischmann & Breyfogle LLP
Micro)n Technology, Inc.
Osorio Ricardo L
LandOfFree
Microdisplay and interface on a single chip does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microdisplay and interface on a single chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microdisplay and interface on a single chip will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2683344