Boots – shoes – and leggings
Patent
1994-11-17
1996-07-16
Lee, Thomas C.
Boots, shoes, and leggings
395834, 395550, 3649401, 364964, 364DIG2, G06F 106
Patent
active
055376606
ABSTRACT:
An integrated circuit microcontroller with improved system bus timing modes that allow higher speed operation when accessing external memory. The improved system bus timing modes are generated by using the edges of a higher frequency secondary clock to trigger system bus timing events instead of using the edges of the phase clock. This can be done without major redesign using combinational logic because the phase clock and the higher frequency secondary clock are substantially in-phase.
REFERENCES:
patent: 4425643 (1984-01-01), Chapman et al.
patent: 4727491 (1988-02-01), Culley
patent: 4771279 (1988-09-01), Hannah
patent: 5047922 (1991-09-01), Borkar
patent: 5136180 (1992-08-01), Caviasca et al.
patent: 5151986 (1992-09-01), Langan et al.
patent: 5208838 (1993-05-01), Wendell et al.
patent: 5218704 (1993-06-01), Watts, Jr. et al.
patent: 5254888 (1993-10-01), Lee et al.
patent: 5263172 (1993-11-01), Olnowich
patent: 5282210 (1994-01-01), Slegel et al.
patent: 5301278 (1994-04-01), Bowater et al.
patent: 5325516 (1994-06-01), Blomgren et al.
patent: 5379386 (1995-01-01), Swarts et al.
patent: 5398262 (1995-03-01), Ahuja
Bond Joseph R.
Lambert Herve R.
Intel Corporation
Lee Thomas C.
Luu Le Hien
LandOfFree
Microcontroller having selectable bus timing modes based on prim does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microcontroller having selectable bus timing modes based on prim, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microcontroller having selectable bus timing modes based on prim will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1793746