Boots – shoes – and leggings
Patent
1982-02-22
1985-04-30
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 930
Patent
active
045148015
ABSTRACT:
A system for real-time digital signal processing employs a single-chip microcomputer device having separate on-chip program ROM and data RAM, with separate address and data paths for program and data; however, the accumulator in the data path may be used as a program address source for table-read and table-write, for example. An external program address bus allows off-chip program fetch in an expansion mode, with the opcode returned by an external data bus. A bus interchange module allows transfer between the separate internal program and data busses in special circumstances, such as accumulator addressing. The internal busses are 16-bit, while the ALU and accumulator are 32-bit. A multiplier circuit produces a single state 16.times.16 multiply function separate from the ALU, with 32-bit output to the ALU. One input to the ALU passes through a 0-to-15 bit shifter with sign extension.
REFERENCES:
patent: 3766532 (1973-10-01), Liebel, Jr.
patent: 3931615 (1976-01-01), Oliver et al.
patent: 3972029 (1976-07-01), Bailey, Jr.
patent: 4360891 (1982-11-01), Branigin et al.
Caudel Edward R.
Leigh Antony W.
Magar Surendar S.
McDonough Kevin C.
Swoboda Gary L.
Graham John G.
Schatoff Oleg
Shaw Gareth D.
Texas Instruments Incorporated
LandOfFree
Microcomputer with table-read and table-write instructions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microcomputer with table-read and table-write instructions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microcomputer with table-read and table-write instructions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1971751