Microcomputer with synchronized data transfer

Details Microcomputer with synchronized data transfer Microcomputer with synchronized data transfer

1988-10-11

1990-12-04

Callahan, Timothy P.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307480, 328 55, 328 63, 328 72, 364200, 364900, H03K 513, G06F 100

Patent

active

049755935

ABSTRACT:
A single-chip microcomputer has external terminals outputting a system clock signal, an address signal, and a data signals. External equipment such as an external memory is operated by address and signal which are output when the system clock signal changes. In the single-chip microcomputer of this invention, the operation of an address signal output circuit and that of a data signal output circuit are controlled by a signal output from a digital delay circuit which receives the system clock signal. According to this circuit construction, the hold time between the change in the system clock and the change in the address and data signals is determined by the delay circuit which exhibits a digital operation, so that the hold time can be set accurately without being affected adversely by any variation in the circuit elements due to the manufacturing process, or by temperature changes.

REFERENCES:
patent: 4293927 (1981-10-01), Hoshii
patent: 4409671 (1983-10-01), Daniels et al.
patent: 4568841 (1986-02-01), Mayhew

Affiliated with

Also associated with

Rating

Microcomputer with synchronized data transfer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microcomputer with synchronized data transfer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microcomputer with synchronized data transfer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-884745