Electrical computers and digital processing systems: processing – Instruction decoding – Decoding instruction to accommodate plural instruction...
Reexamination Certificate
2006-01-12
2010-02-16
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Instruction decoding
Decoding instruction to accommodate plural instruction...
Reexamination Certificate
active
07664933
ABSTRACT:
A microcomputer that can process plural tasks time-divisionally and in parallel, wherein one of a plural programs described by one of the tasks is described as a looped specific task in which the increment of program addresses is fixed, a program counter is usable as a timer counter, a peripheral function instruction is described in the specific task, the peripheral function instruction is set so as to indicate one or more general-purpose registers as an operand. The CPU executes the peripheral function instruction as one instruction and achieves information needed to execute the instruction by a general-purpose register and stores the execution result into the general-purpose registers. An instruction code encoding system includes an operation code and plural operands for indicating operation targets of an instruction in an instruction code and executing an instruction indicated by the operation code on the operation targets. When the operation targets indicated by the plural operands are set to a combination in which an execution result does not vary, the processing corresponding to an instruction different is executed.
REFERENCES:
patent: 5922067 (1999-07-01), Nakayama
patent: 6205540 (2001-03-01), Grieb et al.
patent: 6304957 (2001-10-01), Ishihara et al.
patent: 6912649 (2005-06-01), Luick
patent: 6957321 (2005-10-01), Sheaffer
patent: 2002/0087842 (2002-07-01), Smith
patent: A-2004-38521 (2004-02-01), None
Hennessy, John L., Patterson, David A. “Computer Organization and Design: The Hardware/Software Interface” Morgan Kaufmann Publishers, Inc. Second Edition, 1998. pp. 478 and 485.
Ishihara Hideaki
Kamiya Masahiro
Yamada Kenji
Yamamoto Tsuyoshi
Chan Eddie P
DENSO CORPORATION
Petranek Jacob
Posz Law Group , PLC
LandOfFree
Microcomputer and encoding system for instruction code and CPU does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microcomputer and encoding system for instruction code and CPU, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microcomputer and encoding system for instruction code and CPU will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4226164