Microcomputer

Details Microcomputer Microcomputer

2008-04-22

2008-04-22

Whitmore, Stacy (Department: 2825)

Electrical computers and digital processing systems: processing

Processing architecture

Microprocessor or multichip or multimodule processor having...

C711S211000, C710S107000

Reexamination Certificate

active

07363466

ABSTRACT:
A built-in memory is divided into the following two types: first memories5and7and second memories4and6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core2can simultaneously transfer two data values from the built-in memory to a DSP engine3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core2can access an external memory in parallel with the access to the second memories4and6and the first memories5and7.

REFERENCES:
patent: 4450519 (1984-05-01), Guttag et al.
patent: 4626985 (1986-12-01), Briggs
patent: 4811267 (1989-03-01), Ando
patent: 4862407 (1989-08-01), Fette
patent: 4967349 (1990-10-01), Kodama
patent: 5155819 (1992-10-01), Watkins
patent: 5193159 (1993-03-01), Hashimoto
patent: 5293611 (1994-03-01), Wada
patent: 5361373 (1994-11-01), Gilson
patent: 5379394 (1995-01-01), Goto
patent: 5386529 (1995-01-01), Kondo
patent: 5386573 (1995-01-01), Okamoto
patent: RE34850 (1995-02-01), Murakami et al.
patent: 5426769 (1995-06-01), Pawloski
patent: 5475556 (1995-12-01), Yoon
patent: 5493656 (1996-02-01), Tsukamoto
patent: 5524259 (1996-06-01), Miyamori
patent: 5588118 (1996-12-01), Mandava
patent: 5630153 (1997-05-01), Intrater
patent: 5655098 (1997-08-01), Witt
patent: 5659797 (1997-08-01), Zandveld
patent: 5724603 (1998-03-01), Nishiguchi
patent: 5740461 (1998-04-01), Jaggar
patent: 5832258 (1998-11-01), Kiuchi
patent: 5867726 (1999-02-01), Ohsuga
patent: 5931941 (1999-08-01), Worrell
patent: 6085308 (2000-07-01), Chauvel
patent: 6092179 (2000-07-01), Greenberger
patent: 6112290 (2000-08-01), Nonami
patent: 6748507 (2004-06-01), Kawasaki et al.
patent: 2003/0046514 (2003-03-01), Kawasaki et al.
patent: 363222 (1990-11-01), None
patent: 426393 (1991-08-01), None
patent: 465054 (1992-08-01), None
patent: 545581 (1993-06-01), None
patent: 583089 (1994-02-01), None
patent: 4-23063 (1993-01-01), None
JP Search Report for JP App. No. 7 (1995)-347441 and translation.
Baron, et al.; “Computer Architecture”, 1992; pp. 121-135.
Intel; “16-Bit Embedded Controller Handbook”; 1991; pp. 1-3 to 1-15.
Smith, et al.; “The Astronautics ZS-1 Processor”; IEEE Journal of Solid State Circuits, vol. 25, No. 6, pp. 307-310; Dec. 1, 1990.
Nakagawa, et al.; “A 24-b 50-ns Digital Image Signal Processor”; IEEE Journal of Solid State Circuits, vol. 25, No. 6, pp. 1484-1492, Dec. 1, 1990.
Weiss, et al.; “EDN's DSP Chip Directory”; EDN Electrical Design News, vol. 38, No. 20, Sep. 30, 1993, pp. 57-58, 65-69, 75-76, 79-80, 87-88, 91, 97-98, 101-102, 105-106, 109.
Liberman, et al.; “The Motorola DSP96002 IEEE Floating Point Digital Signal Processor”; Proceedings of the Sixteenth Conference of Electrical and Electronics Engineers in Israel, Tel Aviv, Mar. 7-9, 1989, No. Conf. 16 and Mar. 1989 Institute Electrical and Electronics Engineers, pp. 1-3.
Smith, Michael, “How RISCy is DSP?”, Dec. 1992, pp. 10-22.

Affiliated with

Also associated with

Rating

Microcomputer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microcomputer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microcomputer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2768423