Static information storage and retrieval – Magnetic bubbles – Guide structure
Patent
1995-07-10
1998-07-28
Pan, Daniel H.
Static information storage and retrieval
Magnetic bubbles
Guide structure
36518902, 364DIG1, 364DIG2, G06F 902, G06F 906, G06F 1206
Patent
active
057873100
ABSTRACT:
A microcomputer which comprises a processor and a memory integrated on one chip wherein the memory is arranged in a plurality of memory cell region rows, and a processor is arranged between the memory cell region rows. A microcomputer wherein the memory cell regions are connected to each other row by row through a bus each of which is connected to the processor.
REFERENCES:
patent: 4636965 (1987-01-01), Smith et al.
patent: 4852016 (1989-07-01), McGehee
patent: 4945469 (1990-07-01), Yamada
patent: 4994411 (1991-02-01), Naito et al.
patent: 5017993 (1991-05-01), Shibata
patent: 5025368 (1991-06-01), Watanabe
patent: 5257234 (1993-10-01), Matsuo et al.
patent: 5581503 (1996-12-01), Matsubara et al.
European Search Report dated May 27, 1997.
Jouppi et al., "Designing, Packaging, and Testing a 300-MHz, 115W ECL Microprocessor", 8207 IEEE Micro, Apr. 14, 1994, No. 2., pp. 50-58.
Joe Brewer et al., "A Single-Chip Digital Signal Processing Subsystem", Proceedings of the Annual International Conference on Wafer Scale Integration, Jan. 19-21, 1994, pp. 265-272.
"MCS-96 8X9X Architectural Overview", 1991, Intel 16 Bit Embedded Controller Handbook.
"A Concurrent Operating CDRAM for Low Cost Multi-Media," by Akira Yamazaki et al., Mitsubishi Electric Engineering Co., Ltd., pp. 61-62.
PRAM: Parallel Processing Random Access Memory & Practical Parallel Random Access Machine, by Kazuaki Murakami et al., Department of Information Systems, Interdisciplinary Graduate School of Engineering Sciences, Kyushu University.
"A 100 MHz 4Mb Cache DRAM with Fast Copy-Back scheme," by K. Dosaka et al., Mitsubishi Electric Engineering Corp. pp. 27-34.
"A 100-MHz 4-Mb Cache DRAM with Fast Copy-Back Scheme," by Katusmi Dosaka et al., IEEE Journal of Solid-State Circuits, vol. 27, No. 11, Nov. 1992.
"A Cache DRAM for Graphic Application" by Akira Yamazaki et al., The Institute of Electronics, Information and Communication Engineers.
M16/10 Group, Users Manual, Mitsubishi Electric Corporation, 1995.
Dosaka Katsumi
Kumanoya Masaki
Sawai Katsunori
Shimazu Yukihiko
Shimizu Toru
Mitsubishi Denki & Kabushiki Kaisha
Pan Daniel H.
LandOfFree
Microcomputer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microcomputer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microcomputer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-33768