Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Metallic housing or support
Reexamination Certificate
2007-04-10
2007-04-10
Lee, Calvin (Department: 2818)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Metallic housing or support
C257S672000
Reexamination Certificate
active
10972180
ABSTRACT:
A method of making a microelectronic package includes providing a lead frame having at least one bus element and a plurality of branches extending from the bus element, each branch including a terminal and an elongated lead extending between the bus element and the terminal. The method includes applying a carrier element to the lead frame to form a laminate with the branches adhering to a first surface of the carrier element, and severing the branches from the bus element, leaving the branches mechanically connected to one another by the carrier element so as to form an in-process unit. The method also includes assembling a microelectronic element with the in-process unit so that the microelectronic element overlies a second surface of the carrier element.
REFERENCES:
patent: 5122860 (1992-06-01), Kikuchi et al.
patent: 5157475 (1992-10-01), Yamaguchi
patent: 5157480 (1992-10-01), McShane et al.
patent: 5406028 (1995-04-01), Beng et al.
patent: 5428248 (1995-06-01), Cha
patent: 5466888 (1995-11-01), Beng et al.
patent: 5608265 (1997-03-01), Kitano et al.
patent: 5610436 (1997-03-01), Sponaugle et al.
patent: 5679977 (1997-10-01), Khandros et al.
patent: 5693573 (1997-12-01), Choi
patent: 5863805 (1999-01-01), Chiang
patent: 5866939 (1999-02-01), Shin et al.
patent: 5886404 (1999-03-01), You
patent: 5963433 (1999-10-01), Kim
patent: 5998877 (1999-12-01), Ohuchi
patent: 6118174 (2000-09-01), Kim
patent: 6150709 (2000-11-01), Shin et al.
patent: 6204553 (2001-03-01), Liu et al.
patent: 6246117 (2001-06-01), Ichinose
patent: 6427976 (2002-08-01), Huang et al.
patent: 6545364 (2003-04-01), Sakamoto et al.
patent: 6590281 (2003-07-01), Wu et al.
patent: 6635957 (2003-10-01), Kwan et al.
patent: 2001/0031553 (2001-10-01), Corisis
patent: 2003/0057542 (2003-03-01), Frezza et al.
patent: 2004/0100772 (2004-05-01), Chye et al.
patent: 3-94459 (1991-04-01), None
patent: 5-129473 (1993-05-01), None
Suhir, E., “Die Attachment Design and Its Influence on Thermal Stresses in the Die and the Attachment,” 1987 Proceedings 37th Electronic Components Conf., May 11-13, 1978, pp. 508-517.
Suzuki, K. et al., “Silicone Die Bond Adhesive and Clean In-Line Cure for Copper Lead Frame,” IEEE Transactions on Components, Hybrids and Mfg. Tech., vol. 13, No. 4, Dec. 1990.
Haba Belgacem
Mitchell Craig S.
Lee Calvin
Lerner David Littenberg Krumholz & Mentlik LLP
Tessera Inc.
LandOfFree
Micro lead frame packages and methods of manufacturing the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Micro lead frame packages and methods of manufacturing the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Micro lead frame packages and methods of manufacturing the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3779443