Micro eletro-mechanical component and system architecture

Details Micro eletro-mechanical component and system architecture Micro eletro-mechanical component and system architecture

2002-07-29

2004-08-24

Smith, Matthew (Department: 2825)

Semiconductor device manufacturing: process

Packaging or treatment of packaged semiconductor

Assembly of plural semiconductive substrates each possessing...

C438S106000, C438S109000, C257S686000

Reexamination Certificate

active

06780672

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to the field of integrated circuits. More specifically, this invention relates to fashioning high-density micro electro-mechanical(MEM) structures.
BACKGROUND OF THE INVENTION
Integrated circuits, at the die level, exhibit extremely high electronic circuit density. Electronic components, such as transistors, capacitors, and resistive elements are fabricated in integrated circuit dies at sub-micron level, and achieve densities on the order of millions of components per square inch and billions of components per cubic inch. However, this high density is easily forfeited as the dies are typically placed in packages, which contain bulky wires bonded to the enclosed die and connected to pins on the package. The package is predominately composed of empty space.
FIG. 1
illustrates a typical integrated circuit
100
configuration, in which wires
115
,
120
,
125
, etc., provide signal communication paths to and from integrated circuit die
110
.
Packaged integrated circuits are further placed on a larger printed circuit board with most of the space occupied by pads that are used to connect the integrated circuits to the board. The packaged integrated circuits are further interconnected to achieve a desired functionality. As is known, the interconnections between integrated circuits introduce parasitic inductance and capacitance that effect the signals travelling between the integrated circuits. Accordingly, resistive, capacitive, and inductive devices are interposed in the interconnection paths to compensate for and reduce the level of introduced parasitic inductance and capacitance.
FIG. 2
illustrates an exemplary printed circuit board (PCB)
200
containing a plurality of integrated circuits
210
,
212
,
218
,
219
, etc., coupling resistors
220
,
222
, etc., coupling capacitors
230
,
232
etc., and coupling inductors
240
,
242
, etc.
Product package density is further reduced as multiple printed circuits boards are then electrically connected in racks, which, in turn, are housed in cabinets. Consequently, the resultant product density is considerably less than the achieved integrated circuit die density as the integrated circuit dies represent a negligible fraction of the overall product volume.
Thus, there is a need to develop structures of integrated circuit dies that achieve increased product packaging densities, reduce product dimensions and retain the benefits of high-density integrated circuit dies.
SUMMARY OF THE INVENTION
The present invention is associated with developing MEM component modules and using the MEM component modules to develop MEM structures that perform system level operations. MEM component modules are developed having a first surface and a second surface containing a plurality of via holes traversing the material from the first surface through to the second surface. The MEM component modules further include at least one integrated circuit die associated with said first surface and a cavity in the second surface in opposition to each of the at least one integrated circuit dies. The cavities are further sized substantially equal to a corresponding integrated circuit die. A MEM system level architecture comprises a plurality of MEM modules stacked vertically such that selective via holes in adjoining modules are in contact and provide at least one communication path between at least one first module and at least one vertically disposed module through via holes of intervening modules. Further, integrated circuit dies on one module are insertable into cavities of a module immediately disposed to provide a flush fit between stacked modules.


REFERENCES:
patent: 5014419 (1991-05-01), Cray et al.
patent: 5380681 (1995-01-01), Hsu
patent: 5432999 (1995-07-01), Capps et al.
patent: 5770476 (1998-06-01), Stone
patent: 5869891 (1999-02-01), Rostoker et al.
patent: 5880024 (1999-03-01), Nakajima et al.
patent: 5908304 (1999-06-01), Oudart et al.
patent: 5963795 (1999-10-01), Schneider et al.
patent: 5973392 (1999-10-01), Senba et al.
patent: 6002177 (1999-12-01), Gaynes et al.
patent: 6020629 (2000-02-01), Farnworth et al.
patent: 6137163 (2000-10-01), Kim et al.
patent: 6188127 (2001-02-01), Senba et al.
patent: 0708484 (1996-04-01), None
Larcombe et al., “Implementing Heterogeneous Microsystems in a Three-Dimensional Packaging Technology”, May 1995, IEEE Custom Integrated Cir. Conf., pp. 59-62.*
Butler et al., “Adapting Multichip Module Foundries for MEMS Packaging”, Apr. 1998, IEEE International Conf. on Multichip Modules and High Density Packaging, pp. 106-111.

Affiliated with

Also associated with

Rating

Micro eletro-mechanical component and system architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Micro eletro-mechanical component and system architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Micro eletro-mechanical component and system architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3357023