Coating processes – Electrical product produced
Reexamination Certificate
2005-04-12
2005-04-12
Talbot, Brian K. (Department: 1762)
Coating processes
Electrical product produced
C427S258000, C228S033000, C228S179100, C228S180220, C347S025000, C347S026000, C347S056000, C438S108000, C438S612000, C438S613000
Reexamination Certificate
active
06878396
ABSTRACT:
A semiconductor die having multiple solder bumps, each having a diameter less than about 100 microns, and the method for making such a die are described. The solder bumps are preferably about 10 microns in diameter, and the pitch between the solder bumps is less than 100 microns, and preferably less than or equal to 10 microns. A thermal solder jet apparatus is utilized to deposit solder material to form the solder bumps. The apparatus includes a print head having a plurality of solder ejection ports. Each ejection port has an associated gas ejection conduit connected to a chamber containing one or more hydride films. The hydride film is heated to disassociate hydrogen gas. The hydrogen gas rapidly builds up in the conduit which leads to the ejection port which is loaded with a solder material and forces the ejection of the solder material from the port. A controller controls and choreographs the movements of the movable substrate and movable drive so as to accurately deposit material in desired locations on the semiconductor dies.
REFERENCES:
patent: 3959047 (1976-05-01), Alberts et al.
patent: 4532530 (1985-07-01), Hawkins
patent: 4828886 (1989-05-01), Hieber
patent: 5229016 (1993-07-01), Hayes et al.
patent: 5240878 (1993-08-01), Fitzsimmons et al.
patent: 5377902 (1995-01-01), Hayes
patent: 5457345 (1995-10-01), Cook et al.
patent: 5461257 (1995-10-01), Hundt
patent: 5629838 (1997-05-01), Knight et al.
patent: 5642261 (1997-06-01), Bond et al.
patent: 5681757 (1997-10-01), Hayes
patent: 5693572 (1997-12-01), Bond et al.
patent: 5779971 (1998-07-01), Tsung Pan et al.
patent: 5876615 (1999-03-01), Predetechensky
patent: 6000597 (1999-12-01), Straub et al.
patent: 6074895 (2000-06-01), Dery et al.
patent: 6076723 (2000-06-01), I-Tsung Pan
patent: 6114187 (2000-09-01), Hayes
patent: 6117299 (2000-09-01), Rinne et al.
patent: 6122177 (2000-09-01), Kitano et al.
patent: 6133634 (2000-10-01), Joshi
patent: 6136689 (2000-10-01), Farrar
patent: 6196443 (2001-03-01), DiGiacomo
patent: 6501663 (2002-12-01), Pan
Microjet Printing of Solder and Polymers for Multi-chip Modules and Chip-scale Packages, MicroFab Technologies, IMPAS 199.*
Solder Transfer Technique for Flip-Chip and Electronic Assembly Applications, Karl J. Puttlitz, et al., IEEE Transactions on Components, Packaging and Manufacturing Technology, Part C, vol. 21, No. 3, Jul., 1998.
MicroJet Printing of Solder and Polymers for Multi-Chip Modules and Chip-Scale Packages, Donald J. Hayes et al., MicroFab Technologies, Inc., IMPAS '99.
Self-Aligned Controlled Collapse Chip Connect (SAC4), L. Pfeiffer et al., J. Electrochem. Soc.: Solid-State Science and Technology, Nov. 1987.
Review of Flip Chip Bonding, Vincent C. Marcotte, et al., IBM East Fishkill Facility.
Solder Jet Printing of Micropads and Vertical Interconnects, David B. Wallace, et al. www.microfab.com/paper/smta97/smta97.htm, (Aug. 12, 2000).
Combination Process for Final Metal Lines and Metal Terminals, Research Disclosure, No. 34232, Kenneth Mason Publications Ltd., England (Oct. 1992/753).
Process for High Density of Chip Terminals on Large Wafers, Research Disclosure, 34625 Kenneth Mason Publications Ltd., England (Feb. 1993/97.
Key Process Controls for Underfilling Flip Chips, Alec J. Babiarz et al., Solid State Technology, 1997 by PennWell Publishing Company.
Mark's Standard Handbook for Mechanical Engineers, Tenth Edition, Eugene A. Avallone, et al.
Flow of gases through tubes and orifices, David G. Worden, Scientific Foundations of Vacuum Technique, Saul Dushman.
Sorption of gases by “active” charcoal, silicates (including glasses), and cellulose, “Scientific Foundations of Vacuum Technique”, J. Wiley and Sons (1962).
Electronic Materials Handbook, vol. 1, Packaging, pp. 301, 440.
Technology Challenges for Advanced Interconnects, James G. Ryan et al, Conference Proceedings ULSI XIII©1998 Materials Research Study.
Eldridge Jerome
Farrar Paul A.
Dickstein , Shapiro, Morin & Oshinsky, LLP
Micro)n Technology, Inc.
Talbot Brian K.
LandOfFree
Micro C-4 semiconductor die and method for depositing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Micro C-4 semiconductor die and method for depositing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Micro C-4 semiconductor die and method for depositing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3421159