Semiconductor device manufacturing: process – Having magnetic or ferroelectric component
Reexamination Certificate
2001-03-28
2003-03-11
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Having magnetic or ferroelectric component
C438S680000
Reexamination Certificate
active
06531324
ABSTRACT:
BACKGROUND OF THE INVENTION
This invention relates generally to semiconductor technology and more particularly to metal-ferroelectric-insulator semiconductor (MFIS) transistor structures, and methods of fabrication. An MFIS transistor is similar to an MFOS transistor, but is not limited to structures that use oxide as the insulator material.
Previously, single transistor ferroelectric memory transistors have utilized a ferroelectric electrode stack, comprising a ferroelectric gate with a top electrode. The device would be formed by depositing a ferroelectric material, followed by an overlying metal layer. The layers would then be plasma etched. Plasma etching degrades the ferroelectric properties of the ferroelectric gate, thereby reducing the reliability of the memory transistor. The ferroelectric material also needed to be passivated to prevent contamination from hydrogen. Passivation was also used to reduce unwanted interactions between the ferroelectric material and underlying oxide.
SUMMARY OF THE INVENTION
A ferroelectric transistor structure is provided comprising a ferroelectric gate overlying a semiconductor substrate. The ferroelectric gate has a bottom with a gate dielectric interposed between the bottom and the semiconductor substrate. The ferroelectric gate also has sides with adjacent passivation sidewalls, and a top covered with a top electrode. The top electrode, the passivation sidewalls and the gate dielectric serve to encapsulate the ferroelectric gate, thereby reducing, or eliminating, contamination due to oxygen, hydrogen or other contaminants.
A method of forming the ferroelectric gate structure of the present invention is also provided. A gate insulation material is formed over the substrate. A sacrificial gate structure is formed overlying the gate insulation material and removed to produce an open gate region. A passivation insulator is deposited over the substrate, including the open gate region. The passivation insulator is anisotropic plasma etched to form passivation sidewalls. A ferroelectric material is deposited over the substrate including the open gate region and then polished using CMP. A top electrode is then formed over the remaining ferroelectric material. The combination of the top electrode, the passivation sidewalls and the gate insulation serve to encapsulate and protected the ferroelectric material.
The gate insulator is preferably ZrO
2
, zirconium silicate, Zr—Al—Si—O, HfO
2
, hafnium silicate, Hf—Al—O, La—Al—O, lanthanum oxide Ta
2
O
5
, or other suitable high-k material. However, the gate insulator may also be silicon nitride, nitrogen implanted silicon dioxide, or silicon oxynitride.
The passivation sidewalls are preferably TiO
2
, Al
2
O
3
, TiAlO
x
, or Si
3
N
4
The ferroelectric material is preferably PGO, PZT, SBT, SBO, SBTO, SBTN, STO, BTO, BLT, LNO, YMnO
3
, or other suitable material.
The top electrode is preferably iridium, platinum, ruthenium, iridium oxide, platinum oxide, ruthenium oxide, or other suitable material.
REFERENCES:
patent: 5510651 (1996-04-01), Maniar et al.
patent: 5638319 (1997-06-01), Onishi et al.
patent: 6048740 (2000-04-01), Hsu et al.
patent: 6054355 (2000-04-01), Inumiya et al.
patent: 6072221 (2000-06-01), Hieda
patent: 6194752 (2001-02-01), Ogasahara et al.
patent: 6251763 (2001-06-01), Inumiya et al.
patent: 6278164 (2001-08-01), Hieda et al.
patent: 6303502 (2001-10-01), Hsu et al.
Article entitled, “Analyses of High Frequency Capacitance-Voltage Characteristics of Metal-Ferroelectrics-Insulator-Silicon Structure” by Kanashima et al., published in Jpn. J. Appl. Phys. vol. 38(1999) Pt.1, No. 4A, pp. 2044-2048.
Article entitled, “Electrical Properties of SrBi209/Insulator/Si Structures with Various Insulators” by Lee et al., published in Jpn. J. Appl. Phys. vol. 38(1999) Pt. 1-No. 4A, pp. 2039-2043.
Article entitled, “Preparation of SrBi2Ta209 Film at Low Temperatures and Fabrication of a Metal/Ferroelectric/Insulator/Semiconductor Field Effect Transistor Using A1/SrBi2Ta209/CeO2/Si(100)Structures” by Hirai et al., published in Jpn. J. Appl. Phys. vol. 36(1997) Pt. 1, No. 9B, pp. 5908-5911.
Article entitled, “Realization of Adaptive Learning Function in a Neuron Circuit Using Metal/Ferroelectric (SrBi2Ta209)/Semiconductor Field Effect Transistor (MFSFET)” by Yoon et al., published in Jpn. J. Appl. Phys. Part 1, No. 4B, Apr. 1999, pp 2289-2293.
Hsu Sheng Teng
Li Tingkai
Zhang Fengyan
Krieger Scott C.
Rabdau Matthew D.
Ripma David C.
Sharp Laboratories of America Inc.
Vu David
LandOfFree
MFOS memory transistor & method of fabricating same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MFOS memory transistor & method of fabricating same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MFOS memory transistor & method of fabricating same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3018253