Methods of using simultaneous test verification software

Details Methods of using simultaneous test verification software Methods of using simultaneous test verification software

1996-12-06

1999-02-09

Trans, Vincent N.

Boots, shoes, and leggings

364488, G06F 1750

Patent

active

058703160

ABSTRACT:
Methods of speeding error analysis of electronic devices under test using simulation software that has the capability of simultaneously executing up to 32 tests on one image of the design model. One embodiment of the method contemplates executing the tests staggered in time so that a larger portion of the test is available for examination and execution at any given time. This allows errors to be found more quickly. Another embodiment contemplates more quickly testing a device initialization sequence by randomly establishing values for each state device, separately for each of the 32 tests, running the simulation, and then determining whether the state device values converge.

REFERENCES:
patent: 5696942 (1997-12-01), Palnitkar et al.

Affiliated with

Also associated with

Rating

Methods of using simultaneous test verification software does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of using simultaneous test verification software, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of using simultaneous test verification software will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1955484