Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Making plural separate devices
Patent
1996-07-29
2000-09-12
Niebling, John F.
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Making plural separate devices
438 33, 438 38, 438110, 438118, 438460, 438462, 438463, 438464, H01L 2100, H01L 2150, H01L 2144
Patent
active
061177075
ABSTRACT:
A method for producing integrated circuit devices including the steps of producing a plurality of integrated circuits on a wafer, each of the integrated circuits including a multiplicity of pads and thereafter slicing the wafer, thereby to define a plurality of integrated circuit elements, and wherein the step of slicing exposes sectional surfaces of the multiplicity of pads. Apparatus for carrying out the method and integrated circuit devices are also described and claimed.
REFERENCES:
patent: 2507956 (1950-05-01), Bruno
patent: 2796370 (1957-06-01), Ostrander
patent: 2851385 (1958-09-01), Palin
patent: 3644801 (1972-02-01), Sheldon
patent: 4383886 (1983-05-01), Nakamura
patent: 4794092 (1988-12-01), Solomon
patent: 4862249 (1989-08-01), Carlson
patent: 4900695 (1990-02-01), Takahashi
patent: 4933898 (1990-06-01), Gilberg
patent: 4971930 (1990-11-01), Eusaroli
patent: 4984358 (1991-01-01), Nelson
patent: 5104820 (1992-04-01), Go
patent: 5126286 (1992-06-01), Chance
patent: 5147815 (1992-09-01), Casto
patent: 5185295 (1993-02-01), Goto
patent: 5266833 (1993-11-01), Capps
patent: 5292686 (1994-03-01), Kiley
patent: 5376235 (1994-12-01), Langly
patent: 5455455 (1995-10-01), Badehi
D. Richmould, Micro SMT Integrated Circuit Technical White Paper, Micro SMT Inc. Jan. 25, 1993, pp. 1-15.
Tessera Compliant Chip, Technology Overview, Tessera System Building Blocks, San Jose, Ca. 1993.
Background Information--R&D 100 Technology's Brightest Stars, Tessera System Building Blocks, San Jose, CA. 1993.
Nguyen Ha Tran
Niebling John F.
Shellcase Ltd.
LandOfFree
Methods of producing integrated circuit devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of producing integrated circuit devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of producing integrated circuit devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-95418