Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Making plural separate devices
Reexamination Certificate
1999-06-10
2001-03-27
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Making plural separate devices
C438S612000, C438S613000
Reexamination Certificate
active
06207476
ABSTRACT:
TECHNICAL FIELD
The present invention relates to integrated circuit packages, ball-grid array integrated circuit packages, and methods of packaging an integrated circuit.
BACKGROUND OF THE INVENTION
Integrated circuit devices are utilized in an ever-increasing number of applications. Exemplary integrated circuit devices include processing devices for manipulating data and memory devices for storing data. Numerous packaging technologies have emerged for housing integrated circuit devices.
Integrated circuit devices are typically mechanically and electrically coupled with an associated substrate. Initially, dual in-line packages (DIPs) were utilized to mount integrated circuits. Dual in-line packages typically include a flat rectangular body and a plurality of leads. The leads are provided in parallel rows at right angles to the body. Plastic dual in-line packages were fabricated by molding epoxy resin on a stamped leadframe which included the integrated circuit device.
Improved mounting and packaging technologies have been developed to provide integrated circuit devices which offer improved operational characteristics. Further, recently introduced device packaging configurations provide an increased number of connections to meet modern semiconductor device demands. For example, the lower surfaces of integrated circuit packages have been utilized to increase the number of connections which can be made to a particular device.
One exemplary packaging technology which provides the aforementioned benefits are ball-grid array (BGA) packages. Ball-grid array devices individually include a flat package utilized for surface mounting a large-scale integrated circuit upon a circuit board or other substrate. Ball-grid array packages have a plurality of solder bumps (balls) which are utilized in place of pins to provide electrical and mechanical connection of the integrated circuit package to a circuit board. Such packages are referred to as fine pitch ball-grid array (FBGA) packages for applications wherein the pitch of the balls is 1 mm or less.
REFERENCES:
patent: 5399898 (1995-03-01), Rostoker
patent: 5406025 (1995-04-01), Carlstedt
patent: 5422441 (1995-06-01), Iruka
patent: 5492863 (1996-02-01), Higgins, III
patent: 5796170 (1998-08-01), Marcantonio
patent: 5885855 (1999-03-01), Liang
patent: 5898217 (1999-04-01), Johnston
patent: 5909054 (1999-06-01), Kozono
patent: 5959356 (1999-09-01), Oh
patent: 5985695 (1999-11-01), Freyman et al.
patent: 5994766 (1999-11-01), Shenoy et al.
patent: 6038136 (2000-03-01), Weber
Liang Dexin
Zhao Lily
Lindsay Jr. Walter L.
Niebling John F.
VLSI Technology Inc.
Wells, St. John, Roberts Gregory & Matkin P.S.
LandOfFree
Methods of packaging an integrated circuit and methods of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of packaging an integrated circuit and methods of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of packaging an integrated circuit and methods of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2526016