Methods of forming void regions dielectric regions and capacitor

Semiconductor device manufacturing: process – Making passive device – Stacked capacitor

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438424, 438697, 437 81, H01L 2120

Patent

active

061402001

ABSTRACT:
In one aspect, the invention includes a method of forming a void region associated with a substrate, comprising: a) providing a substrate; b) forming a sacrificial mass over the substrate; c) subjecting the mass to hydrogen to convert a component of the mass to a volatile form; and d) volatilizing the volatile form of the component from the mass to leave a void region associated with the substrate. In another aspect, the invention includes a method of forming a capacitor construction, comprising: a) forming a first capacitor electrode over a substrate; b) forming a sacrificial material proximate the first capacitor electrode; c) forming a second capacitor electrode proximate the sacrificial material, the second capacitor electrode being separated from the first capacitor electrode by the sacrificial material, at least one of the first and second electrodes being a metal-comprising layer; and d) subjecting the sacrificial material to conditions which transport a component from the sacrificial material to the metal-comprising layer, the transported component leaving a void region between the first and second capacitor electrodes.

REFERENCES:
patent: 3954523 (1976-05-01), Magdo et al.
patent: 5023200 (1991-06-01), Blewer et al.
patent: 5470801 (1995-11-01), Kapoor et al.
patent: 5731241 (1998-03-01), Jang et al.
patent: 5783253 (1998-07-01), Roh
patent: 5885900 (1999-03-01), Schwartz
Togo, M., "A Gate-side Air-gap Structure (GAS) to Reduce the Parasitic Capacitance in MOSFETs", 1996 Sympos. on VLSI Technology Digest of Technical Papers, IEEE 1996, pp. 38-39.
Anand, M.B., "NURA: A Feasible, Gas-Dielectric Interconnect Process", 1996 Sympos. on VLSI Technology Digest of Technical Papers, IEEE 1996, pp. 82-83.
Watanabe, H., "A Novel Stacked Capacitor with Porous-Si Electrodes for High Density DRAMs", Microelectronics Research Laboratories, NEC Corp., date unknown, pp. 17-18.
Abstract: Anderson, R.C. et al., "Porous Polycrystalline Silicon: A New Material For MEMS", Jnl. of Microelectromechanical Systems (Mar. 1994), vol. 3, No. 1, pp. 10-18.
M. B. Anand, "Use of Gas as Low-k Interlayer Dielectric in LSI's: Demonstration of Feasibility", IEEE Transactions On Electron Dev., vol. 44, No. 11, Nov. 1997, pp. 1965-1971.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Methods of forming void regions dielectric regions and capacitor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of forming void regions dielectric regions and capacitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming void regions dielectric regions and capacitor will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2050772

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.