Semiconductor device manufacturing: process – Making passive device – Stacked capacitor
Reexamination Certificate
2000-10-18
2002-03-19
Bowers, Charles (Department: 2813)
Semiconductor device manufacturing: process
Making passive device
Stacked capacitor
C438S253000, C438S399000, C438S672000
Reexamination Certificate
active
06358812
ABSTRACT:
TECHNICAL FIELD
This invention relates to methods of forming storage capacitors in integrated circuitry memory cells and related integrated circuitry.
BACKGROUND OF THE INVENTION
As integrated circuitry memory cells become increasingly smaller, it becomes more difficult to realize desired memory cells which have enough cell capacitance to store information for a reasonable amount of time. The industry has approached the challenge of providing cell capacitance from two different directions.
According to a first direction, storage capacitors are fabricated over a semiconductor wafer. Such capacitors, known as container capacitors, are typically formed by etching into an insulating layer which is formed over a wafer outer surface. One disadvantage of this approach is that as the memory cells continue to decrease in size, the capacitors have to become narrower and taller in construction in order to maintain a desirable capacitance. Accordingly, the topology of the wafer becomes worse from the standpoint of its impact on several processing steps such as lithography, etching, and mechanical substrate abrading such as chemical mechanical polishing.
According to a second direction, trenches are etched into a substrate and capacitors are formed within the trenches. Such capacitors are known as trench capacitors. A major disadvantage of this approach is that very deep, high aspect ratio trenches must be etched into the substrate. Additionally, complicated strapping mechanisms must be employed to ground the cell.
This invention grew out of concerns associated with increasing cell capacitance while reducing topography and strapping requirements.
SUMMARY OF THE INVENTION
Methods of forming capacitors and related integrated circuitry are described. In a preferred embodiment, the capacitors form part of a dynamic random access memory (DRAM) cell. According to one aspect of the invention, a first insulating layer is formed over a semiconductive material layer. A conductive gate is formed over the semiconductive material layer. A second insulating layer is formed over the gate and thereafter etched to form a capacitor container. In one implementation, such etch is conducted to outwardly expose the semiconductive material layer. In another implementation, such etch continues into the semiconductive material layer. In yet another implementation, such etch is conducted completely through the semiconductive material layer and into the first insulating layer.
In a preferred implementation, a storage capacitor is formed within the capacitor container which extends both elevationally above and elevationally below the gate. According to another aspect of the invention, adjacent word lines are formed over the first insulating layer and source/drain diffusion regions are formed within the semiconductive material laterally outward of the word lines. Respective capacitor containers are etched into the diffusion regions and capacitors are formed within the etched containers. In a preferred implementation, storage node material which constitutes part of the capacitors is in electrical contact with the respective diffusion regions and comprises part of a DRAM cell.
REFERENCES:
patent: 4794563 (1988-12-01), Maeda
patent: 4855952 (1989-08-01), Kiyosumi
patent: 5001526 (1991-03-01), Gotou
patent: 5028990 (1991-07-01), Kataki
patent: 5065215 (1991-11-01), Kubota
patent: 5124765 (1992-06-01), Kim et al.
patent: 5223730 (1993-06-01), Rhodes
patent: 5225698 (1993-07-01), Kim et al.
patent: 5386131 (1995-01-01), Sato
patent: 5405801 (1995-04-01), Han et al.
patent: 5406102 (1995-04-01), Oashi
patent: 5512501 (1996-04-01), Hikada
patent: 5521111 (1996-05-01), Sato
patent: 5594682 (1997-01-01), Lu et al.
patent: 5618745 (1997-04-01), Kita
patent: 5698869 (1997-12-01), Yoshimi et al.
patent: 5739068 (1998-04-01), Jost et al.
patent: 5795804 (1998-08-01), Jenq
patent: 5801413 (1998-09-01), Pan
patent: 5811283 (1998-09-01), Sun
Itabashi et al., Fully Planarized Stacked Capacitor Cell with Deep and High Aspect Ratio Contact Hole for Giga bit DRAM, 1997 symp. VLSI, pp. 21,22, Jan. 1997.
Bowers Charles
Huynh Yennhu B.
Micro)n Technology, Inc.
Wells St. John P.S.
LandOfFree
Methods of forming storage capacitors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming storage capacitors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming storage capacitors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2860164