Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor
Reexamination Certificate
2005-11-02
2009-08-11
Monbleau, Davienne (Department: 2893)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
C438S125000, C257SE27084, C257SE21646
Reexamination Certificate
active
07572670
ABSTRACT:
The invention includes semiconductor packages having a patterned substrate with openings extending therethrough, conductive circuit traces over the substrate and having portions extending over the openings, a semiconductor die over the circuit traces, and a matrix contacting the circuit traces and also contacting the die. The invention also includes methods of forming semiconductor packages. Such methods can include provision of a construction comprising an electrically conductive layer on a masking material. The layer has a first surface facing the masking material and a second surface in opposing relation to the first surface. The masking material is patterned to form openings extending to the first surface of the layer. The layer is then patterned. Subsequently, an integrated circuit die is provided over the second surface of the layer.
REFERENCES:
patent: 4954421 (1990-09-01), Sullivan
patent: 5527741 (1996-06-01), Cole et al.
patent: 5659198 (1997-08-01), Okutomo et al.
patent: 5661088 (1997-08-01), Tessler et al.
patent: 5841194 (1998-11-01), Tsukamoto
patent: 5880017 (1999-03-01), Schwiebert et al.
patent: 5888849 (1999-03-01), Johnson
patent: 5945741 (1999-08-01), Ohsawa et al.
patent: 5973393 (1999-10-01), Chia et al.
patent: 5977641 (1999-11-01), Takahashi et al.
patent: 5987744 (1999-11-01), Lan et al.
patent: 6034429 (2000-03-01), Glenn et al.
patent: 6084782 (2000-07-01), Huynh et al.
patent: 6087717 (2000-07-01), Ano et al.
patent: 6117705 (2000-09-01), Glenn et al.
patent: 6144102 (2000-11-01), Amagai
patent: 6153448 (2000-11-01), Takahashi et al.
patent: 6197407 (2001-03-01), Andoue et al.
patent: 6218731 (2001-04-01), Huang et al.
patent: 6232661 (2001-05-01), Amagai et al.
patent: 6265782 (2001-07-01), Yamamoto et al.
patent: 6331453 (2001-12-01), Bolken et al.
patent: 6344696 (2002-02-01), Nakamura et al.
patent: 6369454 (2002-04-01), Chung
patent: 6379159 (2002-04-01), Mune et al.
patent: 6406934 (2002-06-01), Glenn et al.
patent: 6432746 (2002-08-01), Kim et al.
patent: 6437427 (2002-08-01), Choi
patent: 6475827 (2002-11-01), Lee et al.
patent: 6486544 (2002-11-01), Hashimoto
patent: 6489687 (2002-12-01), Hashimoto
patent: 6515356 (2003-02-01), Shin et al.
patent: 6552416 (2003-04-01), Foster
patent: 6555416 (2003-04-01), Nakamura et al.
patent: 6555899 (2003-04-01), Chung et al.
patent: 6564454 (2003-05-01), Glenn et al.
patent: 6621172 (2003-09-01), Nakayama et al.
patent: 6686656 (2004-02-01), Koh et al.
patent: 6851184 (2005-02-01), Lee et al.
patent: 6876074 (2005-04-01), Kim
patent: 6879492 (2005-04-01), Alcoe et al.
patent: 6882042 (2005-04-01), Zhao et al.
patent: 6887779 (2005-05-01), Alcoe et al.
patent: 6977441 (2005-12-01), Hashimoto
patent: 6998704 (2006-02-01), Yamazaki et al.
patent: 2002/0168798 (2002-11-01), Glenn et al.
patent: 2003/0067064 (2003-04-01), Kim
patent: 2003/0168798 (2003-09-01), Tufekci et al.
patent: 2003/0230799 (2003-12-01), Yee et al.
patent: 1207555 (2002-05-01), None
Harrison Monica D
Micro)n Technology, Inc.
Monbleau Davienne
Wells St. John P.S.
LandOfFree
Methods of forming semiconductor packages does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming semiconductor packages, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming semiconductor packages will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4124560