Semiconductor device manufacturing: process – Making regenerative-type switching device – Having structure increasing breakdown voltage
Reexamination Certificate
2002-04-26
2004-10-19
Pham, Long (Department: 2814)
Semiconductor device manufacturing: process
Making regenerative-type switching device
Having structure increasing breakdown voltage
C438S454000, C438S284000, C257S394000, C257S409000, C257S340000
Reexamination Certificate
active
06806123
ABSTRACT:
TECHNICAL FIELD
The invention pertains to semiconductor constructions and methods of forming semiconductor constructions. In particular aspects, the invention pertains to isolation region constructions which can be utilized for, for example, electrically isolating transistor constructions from one another.
BACKGROUND OF THE INVENTION
Electrical isolation is commonly utilized in semiconductor constructions to alleviate, or prevent, leakage between electrical devices. For instance, it is frequently desired in dynamic random access memory (DRAM) fabrication to avoid sub-threshold leakage between access devices (such as, for example, access transistor constructions). There can be several facets which influence leakage currents between field effect transistor devices, including, for example, junction leakage in source/drain regions; drain-induced barrier lowering (DIBL) due to short gate lengths; gate-induced drain leakage (GIDL) due to high electric fields in a gate overlap region; narrow-width effects; and stress-induced leakage current (SILC) due to a proximity of an isolation region to a device.
A ratio of I
on
(drive current) to I
off
(sub-threshold leakage) can be utilized as a figure of merit for determining if access devices are performing adequately. It is found that reducing gate oxide thickness of access devices can improve a sub-threshold behavior of the devices while simultaneously increasing a drive current. However, a threshold voltage of a device reduces with the decrease in gate oxide thickness. Increasing dopant levels in channels of the devices can increase the threshold voltage to an acceptable level and compensate for the reduction in gate oxide thickness, but can increase junction leakage in source/drain regions. Additionally, the increased dopant level in a channel of a device can adversely cause junction capacitance to increase, and reduce the current drive of the device.
It would be desirable to develop new methods for reducing sub-threshold leakage of devices. It would be further desirable if such new methods avoided increasing dopant concentration in channel regions of access devices. Additionally, it would be desirable if such new methods could be utilized for forming structures suitable for electrical isolation in an integrated circuit construction.
SUMMARY OF THE INVENTION
In one aspect, the invention encompasses a semiconductor construction which includes a gate layer over a segment of a substrate. The segment can be considered a channel region. The gate layer has a first type majority dopant therein. A pair of conductively-doped diffusion regions are within the substrate adjacent the channel region, and spaced from one another by the channel region. The conductively-doped diffusion regions have a second type majority dopant therein. The majority dopant of the conductively-doped diffusion regions is opposite to the majority dopant of the gate layer. In other words, one of the first and second type dopants is n-type, and the other is p-type. The gate layer can, in particular applications, be electrically connected to a ground associated with the substrate.
In one aspect, the invention encompasses a DRAM array having one or more structures therein which include a gate layer separated from a silicon-containing substrate by an intervening insulative material. The gate layer is doped to at least 1×10
17
atoms/cm
3
with n-type dopant and is also doped to at least 1×10
17
atoms/cm
3
with p-type dopant.
The invention also encompasses methods of forming semiconductor constructions.
REFERENCES:
patent: 4570331 (1986-02-01), Eaton et al.
patent: 4686000 (1987-08-01), Heath
patent: 4937756 (1990-06-01), Hsu et al.
patent: 5164806 (1992-11-01), Nagatomo et al.
patent: 5369295 (1994-11-01), Vinal
patent: 5397909 (1995-03-01), Moslehi
patent: 5635744 (1997-06-01), Hidaka et al.
patent: 5654573 (1997-08-01), Oashi et al.
patent: 5672526 (1997-09-01), Kawamura
patent: 5814875 (1998-09-01), Kumazaki
patent: 5866934 (1999-02-01), Kadosh et al.
patent: 5893728 (1999-04-01), Hidaka
patent: 5923975 (1999-07-01), Rolandi
patent: 5930614 (1999-07-01), Eimori et al.
patent: 6060364 (2000-05-01), Maszara et al.
patent: 6194276 (2001-02-01), Chan et al.
patent: 6204536 (2001-03-01), Maeda et al.
patent: 6277720 (2001-08-01), Doshi et al.
patent: 6359319 (2002-03-01), Noda
patent: 6362034 (2002-03-01), Sandford et al.
patent: 6380598 (2002-04-01), Chan
patent: 6429079 (2002-08-01), Maeda et al.
patent: 6436747 (2002-08-01), Segawa et al.
patent: 6451704 (2002-09-01), Pradeep et al.
patent: 6468865 (2002-10-01), Yang et al.
patent: 6479330 (2002-11-01), Iwamatsu et al.
patent: 6492694 (2002-12-01), Noble et al.
patent: 6515899 (2003-02-01), Tu et al.
patent: 6521487 (2003-02-01), Chen et al.
patent: 6586803 (2003-07-01), Hidaka et al.
patent: 6607979 (2003-08-01), Kamiyama
patent: 2002/0164846 (2002-11-01), Lin et al.
patent: 2003/0071310 (2003-04-01), Salling et al.
patent: 0718881 (1996-06-01), None
U.S. patent application Ser. No. 09/721,697, Dennison, C., filed Nov. 27, 2000.
“Session 18: Integrated Circuits and Manufacturing—DRAM and Embedded DRAM Technology”, 2001 IEDM Technical Program, 2001 IEEE International Electron Devices Meeting, Dec. 4, 2001, reprinted Nov. 15, 2001 from http://www.his.com/~iedm/techprogram/sessions/s18.html., pp. 1-2.
McQueen Mark
Mouli Chandra
Tran Luan C.
Le Thao X.
Micro)n Technology, Inc.
Wells St. John P.S.
LandOfFree
Methods of forming isolation regions associated with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming isolation regions associated with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming isolation regions associated with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3299365