Methods of forming complementary metal oxide semiconductor (CMOS

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437 29, 437 35, 437 44, 437 56, 437 57, 437 58, H01L 21265

Patent

active

055344496

ABSTRACT:
A method of forming CMOS integrated circuitry includes, a) providing a series of gate lines over a semiconductor substrate, a first gate line being positioned relative to an area of the substrate for formation of an NMOS transistor, a second gate line being positioned relative to an area of the substrate for formation of a PMOS transistor; b) masking the second gate line and the PMOS substrate area while conducting a p-type halo ion implant into the NMOS substrate area adjacent the first gate line, the p-type halo ion implant being conducted at a first energy level to provide a p-type first impurity concentration at a first depth within the NMOS substrate area; and c) in a common step, blanket ion implanting phosphorus into both the NMOS substrate area and the PMOS substrate area adjacent the first and the second gate lines to form both NMOS LDD regions and PMOS n-type halo regions, respectively, the phosphorus implant being conducted at a second energy level to provide an n-type second impurity concentration at a second depth within both the PMOS substrate area and the NMOS substrate area, the first energy level and the first depth being greater than the second energy level and the second depth, respectively. Methods of forming memory and other CMOS integrated circuitry are also disclosed involving optimization of different NMOS transistors.

REFERENCES:
patent: 4474624 (1984-10-01), Matthews
patent: 4530150 (1985-07-01), Shirato
patent: 4745083 (1988-05-01), Huie
patent: 4753898 (1988-06-01), Parrillo et al.
patent: 4764477 (1988-08-01), Chang et al.
patent: 4771014 (1988-09-01), Liou et al.
patent: 4876213 (1989-10-01), Pfiester
patent: 4933994 (1990-06-01), Orban
patent: 4950617 (1990-08-01), Kunagai et al.
patent: 4968639 (1990-11-01), Bergonzoni
patent: 4997782 (1991-03-01), Bergonzoni
patent: 5015595 (1991-05-01), Wollesen
patent: 5024960 (1991-06-01), Haken
patent: 5036019 (1991-07-01), Yamane et al.
patent: 5106768 (1992-04-01), Kuo
patent: 5141890 (1992-08-01), Haken
patent: 5166087 (1992-11-01), Kakimoto et al.
patent: 5217910 (1993-06-01), Shimizu et al.
patent: 5286665 (1994-02-01), Muragishi et al.
patent: 5340756 (1904-08-01), Nagayasu
patent: 5395787 (1995-03-01), Lee et al.
patent: 5413945 (1995-05-01), Chien et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Methods of forming complementary metal oxide semiconductor (CMOS does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of forming complementary metal oxide semiconductor (CMOS, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming complementary metal oxide semiconductor (CMOS will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1866912

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.