Semiconductor device manufacturing: process – With measuring or testing – Packaging or treatment of packaged semiconductor
Patent
1997-07-17
2000-10-03
Tsai, Jey
Semiconductor device manufacturing: process
With measuring or testing
Packaging or treatment of packaged semiconductor
438612, 324754, H01L 2166, G01R 3126
Patent
active
061271950
ABSTRACT:
A method of engaging electrically conductive test pads on a semiconductor substrate having integrated circuitry for operability testing thereof includes: a) providing an engagement probe having an outer surface comprising a grouping of a plurality of electrically conductive projecting apexes positioned in proximity to one another to engage a single test pad on a semiconductor substrate; b) engaging the grouping of apexes with the single test pad on the semiconductor substrate; and c) sending an electric signal between the grouping of apexes and test pad to evaluate operability of integrated circuitry on the semiconductor substrate. Constructions and methods are disclosed for forming testing apparatus comprising an engagement probe having an outer surface comprising a grouping of a plurality of electrically conductive projecting apexes positioned in proximity to one another to engage a single test pad on a semiconductor substrate.
REFERENCES:
patent: 3412456 (1968-11-01), Ebisawa
patent: 3469019 (1969-09-01), Reimann
patent: 4105970 (1978-08-01), Katz
patent: 4141055 (1979-02-01), Berry et al.
patent: 4182781 (1980-01-01), Hooper et al.
patent: 4189825 (1980-02-01), Robillard et al.
patent: 4312117 (1982-01-01), Robillard et al.
patent: 4315984 (1982-02-01), Okazaki et al.
patent: 4417206 (1983-11-01), Stowers
patent: 4499656 (1985-02-01), Fabian et al.
patent: 4585991 (1986-04-01), Reid et al.
patent: 4881118 (1989-11-01), Niwayama et al.
patent: 4924589 (1990-05-01), Leedy
patent: 4929999 (1990-05-01), Hoeberechts et al.
patent: 4937653 (1990-06-01), Blonder et al.
patent: 4952272 (1990-08-01), Okino et al.
patent: 4963225 (1990-10-01), Lehman-Lamar
patent: 5014161 (1991-05-01), Lee et al.
patent: 5032541 (1991-07-01), Sakamoto et al.
patent: 5045780 (1991-09-01), Swart
patent: 5072116 (1991-12-01), Kawade et al.
patent: 5103557 (1992-04-01), Leedy
patent: 5137461 (1992-08-01), Bindra et al.
patent: 5177438 (1993-01-01), Littlebury et al.
patent: 5177439 (1993-01-01), Liu et al.
patent: 5196251 (1993-03-01), Bakhru et al.
patent: 5206585 (1993-04-01), Chang et al.
patent: 5235140 (1993-08-01), Reele et al.
patent: 5239260 (1993-08-01), Widder et al.
patent: 5245135 (1993-09-01), Schreiber et al.
patent: 5262718 (1993-11-01), Svendsen et al.
patent: 5307561 (1994-05-01), Feigenbaum et al.
patent: 5323035 (1994-06-01), Leedy
patent: 5326428 (1994-07-01), Farnworth et al.
patent: 5334804 (1994-08-01), Love et al.
patent: 5353195 (1994-10-01), Fillion et al.
patent: 5367253 (1994-11-01), Wood et al.
patent: 5402077 (1995-03-01), Agahdel et al.
patent: 5419807 (1995-05-01), Akram et al.
patent: 5431328 (1995-07-01), Chang et al.
patent: 5468917 (1995-11-01), Brodsky et al.
patent: 5471151 (1995-11-01), DiFrancesco
patent: 5477087 (1995-12-01), Kawakita et al.
patent: 5478779 (1995-12-01), Akram
patent: 5523697 (1996-06-01), Farnworth et al.
patent: 5541525 (1996-07-01), Wood et al.
patent: 5559444 (1996-09-01), Farnworth et al.
patent: 5625297 (1997-04-01), Arnaudov et al.
patent: 5716218 (1998-02-01), Farnworth et al.
patent: 5790377 (1998-08-01), Schreiber et al.
patent: 5831832 (1998-11-01), Gillette et al.
patent: 5849633 (1998-12-01), Akram
patent: 5869787 (1999-02-01), Akram
Moto'o Nakano, "A Probe for Testing Semiconductor Integrated Circuits and a Test Method Using said Probe," Japanese Patent Office Disclosure No. Hei 3-69131, Mar. 25, 1991.
Yasuhiko Tando, "Semiconductor Intergrated-Circuit Testing Device," Japanese Patent Office Disclosure No. Hei 3-53171, Mar. 7, 1991.
Moto'o Nakano, "A Probe for Testing Semiconductor Integrated Circuits and a Test Method Using said Probe," Japanese Patent Office Disclosure No. Hei 3-69131, filing No. Hei-1-205301; filing date Aug. 8, 1989.
Farnworth Warren M.
Grief Malcolm
Sandhu Gurtej S.
Micro)n Technology, Inc.
Murphy John
Tsai Jey
LandOfFree
Methods of forming an apparatus for engaging electrically conduc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming an apparatus for engaging electrically conduc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming an apparatus for engaging electrically conduc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-194466