Semiconductor device manufacturing: process – Manufacture of electrical device controlled printhead
Reexamination Certificate
2007-12-11
2007-12-11
Lebentritt, Michael (Department: 2812)
Semiconductor device manufacturing: process
Manufacture of electrical device controlled printhead
C438S007000, C438S196000, C438S207000, C438S041000, C257SE25032, C257S499000, C257SE31127
Reexamination Certificate
active
11022364
ABSTRACT:
This disclosure concerns methods for fabrication of integrated high speed optoelectronic devices. In one example of such a method, a device region that includes a top surface and a bottom surface is formed on a top surface of a substrate. The device region may take the form of an optical emitter, such as a VCSEL, or a detector, such as a photodiode. Next, an isolation region is formed that is configured such that the device region is surrounded by the isolation region. A superstrate is then disposed on the top surface of the device region. Finally, a micro-optical device, such as a lens, is placed on a top surface of the superstrate.
REFERENCES:
patent: 3737986 (1973-06-01), Cranston
patent: 5119448 (1992-06-01), Schaefer et al.
patent: 5371822 (1994-12-01), Horwitz et al.
patent: 5638469 (1997-06-01), Feldman et al.
patent: 5703895 (1997-12-01), Ghirardi et al.
patent: 5838703 (1998-11-01), Lebby et al.
patent: 5893722 (1999-04-01), Hibbs-Brenner et al.
patent: 5905750 (1999-05-01), Lebby et al.
patent: 6110393 (2000-08-01), Simmons et al.
patent: 6277668 (2001-08-01), Goossen et al.
patent: 6410941 (2002-06-01), Taylor et al.
patent: 6466349 (2002-10-01), Valley et al.
patent: 6546031 (2003-04-01), Jewell et al.
patent: 6583445 (2003-06-01), Reedy et al.
patent: 6586776 (2003-07-01), Liu
patent: 6668005 (2003-12-01), Streubel
patent: 6680963 (2004-01-01), Liao et al.
patent: 6687268 (2004-02-01), Kitamura et al.
patent: 6853070 (2005-02-01), Khan et al.
patent: 2005/0158902 (2005-07-01), Chua et al.
patent: 0881671 (1998-12-01), None
patent: 0881671 (1998-12-01), None
patent: 0905838 (1999-03-01), None
patent: 0905838 (1999-03-01), None
patent: 09223848 (1997-08-01), None
Louderback et al. “Flip-Chip Bonded Arrays of Monolithically Integrated, Microlensed Vertical-Cavity Lasers and Resonant Photodetectors”, IEEE Photonics Technology Letters, Mar. 1999, pp. 304-306, vol. II, No. 3.
Coldren et al. “Flip-Chip Bonded, Back-Emitting, Microlensed Arrays of Monolithic Vertical Cavity Lasers and Resonant Photodetectors”, Electronic Components and Technology Conference, Sep. 1999, pp. 733-740.
Hibbs-Brenner et al., “Packaging of VCSEL Arrays for Cost-Effective Interconnects at <10 Meters”, Electronic Components and Technology Conference, Sep. 1999, pp. 747-752.
Kazlas et al., “Monolithic Vertical-Cavity Laser/p-i-n Photodiode Transceiver Array for Optical Interconnects”, IEEE Photonics Technology Letters, Nov. 1998, pp. 1530-1532, vol. 10, No. 11.
Liu, “Heterogenous Integration of OE Arrays With Si Electronics and Microoptics,” IEEE Transactions on Advanced Packaging, Feb. 2002, pp. 43-49, vol. 25, No. 1.
Coldren et al. “Flip-Chip Bonded, Back-Emitting, Microlensed Arrays of Monolithic Vertical Cavity lasers and Resonant Photodetectors”, Electronic Components and Technology Conference, Sep. 1999, pp. 733-740.
Liu, “Heterogenous Integration of OE Arrays with Si Electronics and Microoptics,” IEE Transactions on Advanced Packaging, Feb. 2002, pp. 43-49, vol. 25, No. 1.
Finisar Corporation
Lebentritt Michael
Mustapha Abdulfattah
Workman Nydegger
LandOfFree
Methods of fabricating integrated optoelectronic devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of fabricating integrated optoelectronic devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of fabricating integrated optoelectronic devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3892529