Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Making plural separate devices
Reexamination Certificate
2006-06-20
2006-06-20
Smith, Zandra V. (Department: 2822)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Making plural separate devices
C438S462000, C438S465000, C438S667000
Reexamination Certificate
active
07064010
ABSTRACT:
Separating and coating semiconductor dice at the wafer level to form individual chip-scale packages. In one embodiment, channels are formed in the active surface of a wafer to expose side surfaces of semiconductor dice. The surfaces of the channels are then etched to remove defects resulting from cutting. A first protective coating is deposited to seal the wafer active surface and the exposed side surfaces of each semiconductor die. Finally, the wafer is singulated along the channels to provide a plurality of individual chip-scale packages. Alternatively, material is removed from the back side of the wafer to expose the channels, and a second protective coating is applied to provide completely sealed chip-scale packages. Portions of the first protective coating may also be formed to project from the channels to anchor the second protective coating in place. In another embodiment, the first protective coating is formed without forming channels in the active surface of the wafer, and then channels are formed in the back side of the wafer.
REFERENCES:
patent: 3978578 (1976-09-01), Murphy
patent: 4033027 (1977-07-01), Fair et al.
patent: 5157001 (1992-10-01), Sakuma
patent: 5462636 (1995-10-01), Chen et al.
patent: 5682065 (1997-10-01), Farnworth et al.
patent: 5742094 (1998-04-01), Ting
patent: 5933713 (1999-08-01), Farnworth
patent: 5956605 (1999-09-01), Akram et al.
patent: 5977641 (1999-11-01), Takahashi et al.
patent: 6210993 (2001-04-01), Farnworth et al.
patent: 6251488 (2001-06-01), Miller et al.
patent: 6259962 (2001-07-01), Gothait
patent: 6268584 (2001-07-01), Keicher et al.
patent: 6326698 (2001-12-01), Akram
patent: 6337122 (2002-01-01), Grigg et al.
patent: 6353267 (2002-03-01), Ohuchi et al.
patent: 6391251 (2002-05-01), Keicher et al.
patent: 6399178 (2002-06-01), Chung
patent: 6432752 (2002-08-01), Farnworth
patent: 6482576 (2002-11-01), Farnworth et al.
patent: 6489007 (2002-12-01), Grigg et al.
patent: 6514798 (2003-02-01), Farnworth
patent: 6524346 (2003-02-01), Farnworth
patent: 6544821 (2003-04-01), Akram
patent: 6544902 (2003-04-01), Farnworth
patent: 6549821 (2003-04-01), Farnworth et al.
patent: 6562278 (2003-05-01), Farnworth et al.
patent: 6562647 (2003-05-01), Zandman et al.
patent: 6585927 (2003-07-01), Grigg et al.
patent: 6593171 (2003-07-01), Farnworth
patent: 6620731 (2003-09-01), Farnworth et al.
patent: 6635333 (2003-10-01), Grigg et al.
patent: 6849524 (2005-02-01), Shelton et al.
patent: 6885108 (2005-04-01), Luo et al.
patent: 2002/0066966 (2002-06-01), Farnworth
patent: 2002/0098623 (2002-07-01), Akram
patent: 2002/0171177 (2002-11-01), Kritchman et al.
patent: 2002/0182782 (2002-12-01), Farnworth
patent: 2003/0003180 (2003-01-01), Farnworth et al.
patent: 2003/0003380 (2003-01-01), Farnworth et al.
patent: 2003/0003405 (2003-01-01), Farnworth et al.
patent: 2003/0043360 (2003-03-01), Farnworth
patent: 2003/0068584 (2003-04-01), Farnworth et al.
patent: 2003/0072926 (2003-04-01), Grigg et al.
patent: 2003/0077418 (2003-04-01), Grigg et al.
patent: 2003/0089999 (2003-05-01), Akram
patent: 2003/0092220 (2003-05-01), Akram
patent: 2003/0093173 (2003-05-01), Farnworth et al.
patent: 2003/0102566 (2003-06-01), Farnworth
patent: 2003/0129787 (2003-07-01), Farnworth
patent: 2003/0151167 (2003-08-01), Kritchman et al.
patent: 2003/0201531 (2003-10-01), Farnworth et al.
patent: 2003/0203158 (2003-10-01), Farnworth et al.
patent: 2003/0207213 (2003-11-01), Farnworth
Miller et al., “Maskless Mesoscale Materials Deposition”, Deposition Technology, Sep. 2001, pp. 20-22.
Miller, “New Laser-Directed Deposition Technology”, Microelectronic Fabrication, Aug. 2001, p. 16.
Webpage, Objet Prototyping the Future, Objet FullCure700 Series, 1 page.
Webpage, Objet Prototyping the Future, How it Works, 2 pages.
U.S. Appl. No. 09/589,841, filed Jun. 8, 2000, entitled “Stereolithographic Methods for Forming a Protective Layer on a Semiconductor Device Substrate and Substrates Including Protective Layers So Formed”, inventor Farnworth et al.
U.S. Appl. No. 09/651,930, filed Aug. 31, 2000, entitled “Semiconductor Device Including Leads in Communication with Contact Pads Thereof and a Stereolithgraphically Fabricated Package Substantially Encapsulating the Leads and Methods for Fabricating the Same”, inventor Salman Akram.
U.S. Appl. No. 10/370,755, filed Feb. 20, 2003, entitled “Chip Scale Package Structures and Method of Forming Conductive Bumps Thereon”, inventor Warren M. Farnworth.
U.S. Appl. No. 10/608,749, filed Jun. 26, 2003, entitled “Methods for Labeling Semiconductor Device Components”, inventor Grigg et al.
U.S. Appl. No. 10/619,918, filed Jul. 15, 2003, entitled “Stereolithographic Methods for Fabricating Hermetic Semiconductor Device Packages and Semiconductor Devices Including Stereolithographically Fabricated Hermetic Packages”, inventor Warren M. Farnworth.
U.S. Appl. No. 10/672,098, filed Sep. 26, 2003, entitled “Apparatus and Methods for Use in Stereolithographic Processing of Components and Assemblies”, inventor Warren M. Farnworth.
Farnworth Warren M.
Hiatt William M.
Kirby Kyle K.
Perkins Pamela E
Smith Zandra V.
LandOfFree
Methods of coating and singulating wafers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of coating and singulating wafers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of coating and singulating wafers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3703045