Semiconductor device manufacturing: process – Chemical etching – Combined with the removal of material by nonchemical means
Reexamination Certificate
2007-03-20
2007-03-20
Geyer, Scott B. (Department: 2812)
Semiconductor device manufacturing: process
Chemical etching
Combined with the removal of material by nonchemical means
C257SE21230
Reexamination Certificate
active
10935662
ABSTRACT:
Methods for planarizing a metal layer in a semiconductor device are disclosed. An illustrated example method comprises dividing a metal layer into a first section and a second section. A polishing removal rate associated with the first section is greater than a polishing removal rate associated with the second section. The method also includes forming an oxide layer on the first section of the metal layer; and planarizing the oxide layer and the metal layer using a chemical mechanical polishing process.
REFERENCES:
patent: 6207569 (2001-03-01), Schonauer et al.
patent: 6790763 (2004-09-01), Kondo et al.
patent: 2005/0026549 (2005-02-01), Maury et al.
Dongbu Electronics Co. Ltd.
Fortney Andrew D.
Geyer Scott B.
LandOfFree
Methods for planarizing a metal layer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for planarizing a metal layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for planarizing a metal layer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3758599