Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2005-04-12
2005-04-12
Zarabian, Amir (Department: 2822)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S406000, C438S430000, C438S359000, C438S361000
Reexamination Certificate
active
06878605
ABSTRACT:
A method of manufacturing an SOI substrate for semiconductor devices is described. The method includes forming a low density impurity region in a first semiconductor substrate and a high density impurity region in the low density impurity region, forming a trench surrounding the low density impurity region and the high density impurity region, the depth of the trench being deeper than the high density impurity region and shallower than the low density impurity region, forming an insulating layer on the surface of the first semiconductor substrate to fill the inside of the trench, attaching a second semiconductor substrate on the surface of the insulating layer, and removing a part of the first semiconductor substrate so that the bottom of the trench is exposed.
REFERENCES:
patent: 3508980 (1970-04-01), Boland et al.
patent: 4393573 (1983-07-01), Kato et al.
patent: 4570330 (1986-02-01), Cogan
patent: 4851366 (1989-07-01), Blanchard
patent: 5091330 (1992-02-01), Cambou et al.
patent: 5204282 (1993-04-01), Tsuruta et al.
patent: 5268326 (1993-12-01), Lesk et al.
patent: 5619054 (1997-04-01), Hashimoto
patent: 5650354 (1997-07-01), Himi et al.
patent: 6140170 (2000-10-01), Shibib
patent: 6214702 (2001-04-01), Kim
patent: 6472254 (2002-10-01), Cantarini et al.
patent: 6528379 (2003-03-01), Takada et al.
Cha Gi-ho
Choi Mun-heui
Jeong Chang-beom
Kim Jong-hwan
Duong Khanh
Fairchild Korea Semiconductor Ltd
Horton Kenneth E.
Kirton & McConkie
Zarabian Amir
LandOfFree
Methods for manufacturing SOI substrate using wafer bonding... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for manufacturing SOI substrate using wafer bonding..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for manufacturing SOI substrate using wafer bonding... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3368014